Scribd
Upload
72 views9 pages

General Register Organization in CPU

The General Register Organization involves managing multiple high-speed registers within the CPU for efficient data handling and instruction execution. It utilizes multiplexers and a control unit to direct data flow between registers and the ALU, enabling various arithmetic and logic operations. This organization enhances performance by providing fast access to data, reducing memory access needs, and allowing for simultaneous task handling.

Uploaded by

bawneshreya
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
72 views9 pages

General Register Organization in CPU

The General Register Organization involves managing multiple high-speed registers within the CPU for efficient data handling and instruction execution. It utilizes multiplexers and a control unit to direct data flow between registers and the ALU, enabling various arithmetic and logic operations. This organization enhances performance by providing fast access to data, reducing memory access needs, and allowing for simultaneous task handling.

Uploaded by

bawneshreya
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd

General Register

Organization.
~By Shreya Bawne(230410116144)
Introduction

General Register Organization refers to the arrangement


and management of multiple registers within the CPU to
handle data and instructions efficiently. Registers are
high-speed storage locations directly accessible by the
processor, used for storing operands, intermediate
results, and addresses during program execution.
General register organization

A bus organization for seven CPU registers is


shown in Fig. The output of each register is
connected to two multiplexers (MUX) to form
the two buses A and B. The selection lines in
each multiplexer select one register or the
input data for the particular bus. The A and B
buses form the inputs to acommon arithmetic
logic unit (ALU). The operation selected in the
ALU deter-mines the arithmetic or logic
microoperation that is to be performed. The
result of the microoperation is available for
output data and also goes into the inputs of
all the registers. The register that receives the
information from the output bus is selected by
a decoder. The decoder activates one of the
The control unit that operates the CPU bus system directs
the information flow through the registers and ALU by
selecting the various components in the system. For
example, to perform the operation

R1 <--R2 + R3

the control must provide binary selection variables to the


following selector inputs:

1. MUX A selector (SELA): to place the content of R2 into


bus A.

2. MUX B selector (SELB): to place the content o f R 3 into


bus B.

3. ALU operation selector (OPR): to provide the arithmetic


Control word.

● There are 14 binary selection inputs in


the unit, and their combined value
specifies a control word
● Three fields contain three bits each,
and one field has five bits.
● The three bits of SELA select a source
register for the A input of the ALU. The
three bits of SELB select a register for
the B input of the ALU. The three bits
of SELD select a destination register
using the decoder and its seven load
outputs.
● The five bits of OPR select one of the
operations in the ALU.
● The 14-bit control word when applied
ALU

● The ALU provides


arithmetic and logic
operations.
● The five bits of OPR
select one of the
operations in the ALU
Microoperation example

For example, the subtract rnicrooperation


given by the statement

R1 <-R2 - R3

specifies R2 for the A input of the ALU, R3


for the B input of the ALU, R1 for the
destination register, and an ALU operation
to subtract A - B. Thus the control word is
specified by the four fields and the
corresponding binary value for each field is
obtained from the encoding listed in Tables
Advantages

● Fast access to data.


● Less need to access memory.
● Quick execution of instructions.
● Can handle multiple tasks at once.
● Gives more options for storing data.
● Makes instructions simpler.
● Uses the CPU more efficiently.
Thank you!

You might also like