m
V
m
9
INTRODUCTION
ARCHITECTURAL REQUIREMENTS
BANDWIDTH
DIGITAL MONITOR POWER MANAGEMENT
SIGNAL LIST
COMPARISON OF DIGITAL AND ANALOG CONTROLLERS
OTHER DIGITAL INTERFACING STANDARDS
SCOPE AND MOTIVATION
CONCLUSION
REFERENCE
Ú
m
9m
9
It is known as DVI
It provides high speed digital connection for visual data
types
Primarily focused at connection between computer and
display device
Digital and analog support in single connector
ë
m
TMDS
It is known as transition minimized differential signaling
Used to send graphics data to the monitor
Implemented by an advanced encoding algorithm
m
p
Transmitter uses TMDS signals to reduce EMI across copper
cables and DC balancing for data transmission over fiber
optic cables
Receiver side uses robust clock recovery to achieve high
skew tolerance for driving longer cable lengths and shorter
low cost cables
m
à mÃ
Ã
9
VGA Compliant device might be assumed by the graphics
controller
DDC2B Protocol to determine what pixel formats and
interface is supported
EDID data structure for the identification of the monitor
type and capabilities
Hot plug detection allows system to determine when a DVI
compliant monitor has been plugged in
Two parameters that affect the user perception of the
picture quality are gamma and scaling
£
m
m
A DVI system must implement a minimum of single TMDS
link
Pixel formats and timings greater than 165MHz TMDS clock
then second TMDS link is required
Dual TMDS links switch between pixel formats that require
single and dual link configurations
Ñ
m
m 9 9
A DVI monitor must implement minimum of single TMDS
link
If monitor supports greater than 165MHz then second
TMDS link is required
Dual link TMDS monitor must be able to detect the activity
of each link and switch between single and dual link
configurations
è
m
99m
Ã
ÃÃ9
Color depths requiring greater than 24bit per pixel are
supported via second link
The most significant bits provided over the primary TMDS
link and least significant bits provided over secondary TMDS
link
If monitor does not support high color depth the system
must be able to operate in the required 24bit format
ÿ
m
9 Ã
9
ÃÃ9
It allows a default operation mode
A legible picture does not require the image to be scaled to
full screen or centered
Video BIOS is required to respond all VESA BIOS calls and
INT 10 BIOS calls,it is acceptable for hardware to emulate
legacy mode
V
m
m m
EDID 1.2 and 2.0 are used for systems
The system reads the EDID data structure to determine the
capabilities supported by monitor
Digital monitors that uses TMDS electrical specification
supports both EDID 1.2 data structure and EDID 2.0 data
structure
VV
m
m m9 9
A DVI monitor must support the EDID data structure
EDID 1.2 and 2.0 are used for systems
EDID ƏPreferred timing modeƐ
VÚ
m
9Ã
It is a system level function requiring industry
specifications at both hardware and software levels
This section is limited to the specification of hot plug signal
that provides hardware underpinning for complete system
solution
There are 2 hot plug events
a) Monitor attachment
b) Monitor removal
Vë
m
m m
MINIMUM FREQUENCY SUPPORTED
Link to differentiate between an active low pixel format
and power managed state
Low pixel format is 640x480@60 Hz(clock time of 25.175
MHz)
The link is inactive if clock transitions are less than 22.5
MHz
V
m
p
ALTERNATE MEDIA
TMDS transmission protocol is DC balanced and
transmitted over fiber optic cable
Fibre optic-DVI compliant
Alternate media-connector to connector adapter
V
m
m 9 9
Ã9
Defines power management as applied over TMDS link for
any monitor type
Four monitor power states are present
1) Monitor on power state
2) Intermediate power state
3) Active off power state
4) Non link recoverable off power state
V£
m
There are three types of connectors
a) DVI-D (digital only)
b) DVI-A(analog only)
c) DVI-I(digital &analog)
VÑ
m
p
Types of connectors
Pin numbers (looking at socket): (DVI-I, dual
link)
Vè
m
Ã
m
à 9 m m
Pin assignments
Pin Name Function
1 TMDS Data 2- Digital red - (Link 1)
2 TMDS Data 2+ Digital red + (Link 1)
3 TMDS Data 2/4 shield
4 TMDS Data 4ƥ Digital green ƥ (Link 2)
5 TMDS Data 4+ Digital green + (Link 2)
6 DDC clock
7 DDC data
8 Analog Vertical Sync
9 TMDS Data 1ƥ Digital green ƥ (Link 1)
10 TMDS Data 1+ Digital green + (Link 1)
11 TMDS Data 1/3 shield
12 TMDS Data 3ƥ Digital blue ƥ (Link 2)
Vÿ
m
p
13 TMDS Data 3+ Digital blue + (Link 2)
14 +5V Power for monitor when in standby
15 Ground Return for pin 14 and analog sync
16 Hot Plug Detect
17 TMDS data 0ƥ Digital blue ƥ (Link 1) and digital sync
18 TMDS data 0+ Digital blue + (Link 1) and digital sync
19 TMDS data 0/5 shield
20 TMDS data 5ƥ Digital red ƥ (Link 2)
21 TMDS data 5+ Digital red + (Link 2)
22 TMDS clock shield
23 TMDS clock+ Digital clock + (Links 1 and 2)
24 TMDS clockƥ Digital clock ƥ (Links 1 and 2)
C1 Analog Red
C2 Analog Green
C3 Analog Blue
C4 Analog Horizontal Sync
C5 Analog Ground Return for R, G and B signals
Ú
m
9Ã 9 9 9
mm
9 9
DIGITAL CONTROL ADVANTAGES
No signal loss due to DA and AD conversion
Geometry,clock and phase settings unnecesssary
Lower costs as less electronic circuitry required
DISADVANTAGES
Three standards(P&D,DFP,DVI)
Low availability of models with digital interfaces
Requires graphic board with digital output
ÚV
m
p
ANALOG CONTROL ADVANTAGES
Compatible with standard VGA boards on a broad installed PC basis
No need to purchase separate board
DISADVANTAGES
Clock and phase must be synchronized with analog signal to avoid pixel
jitter
Cables sensitive to external influences
High cost of signal conversion inside the display
Upgrade to digitalÚÚinterface not possible
m
9
m
mm
Ãmm mà m
!
"#! #$ mÃ!'(m % ""Ã"mm m % "m $(") !* %
9
$9% & ! !'("
!'(
+ $ !,m -.,/'.0112 -.,34111 -.,(.5111
3(% -+$-!% -6(%!'(-!% -%-!%
!*%!'("
!7(8 "
Ãmm#!7( 3" ÃmmmÃ
!7( 3 " ) 9$
((!$$ 3" #!7( 3"((!$$ 3"
m $7 $$ !
$6(!!#!" 7 & %m 66 " mÃ" * mÃ" *
%" %Ã" *
9-Ã 9"m!
"!#* 0:&9 0:&9 0:&9
9-'73!6#;"$ <#;"$$ %"" * <#;"$$ %"" * 0#;"$'"" *
!"!(;$ 5!543 5!543 5!543
9-$!"' ! 5=.9.54 5=.9.54 m15.9.=.
9( !"$6!6!;
"!%
+ !
$ %"$(!$$ 3"'$ %;$7 !!") % "+ ! "!%
+ !
<1411:
#!#!
m % "
!#! Ãmmm<.( m5.5.( m m54(
"!%,m % "#!73 !
Ãmm,<.>4( ! m 54>4(
#!#!
!#! ; 4.-077 <<-477 <2-.77
Úë
m
9Ã
m9 9
It provides industry specification for a digital interface between
personal computing device and a display device
Simple low cost implementation
It specifies two connectors,one that is digital only and one that
is digital and analog
Digital interface ensures all content transferred over this
interface remains in the lossless digital domain from creation to
consumption
TMDS protocol and associated electrical signaling are devoleped
by silicon image
Ú
m
9
9
Losseless digital domain from creation to consumpion
Display technology independence
Plug and play through through hot plug detection
EDID and DDC2B digital and analog support in single
connector
No signal losses and lower costs
A potential replacement for DVI is unified display
interface(UDI
Ú
m
V. [Link]
2. [Link]
3. [Link]/DVI_Tutorial.htm
4 [Link]/wiki/DVI
Ú£
m
ô
ÚÑ
m