0% found this document useful (0 votes)
27 views25 pages

Digital Design & Computer Architecture Overview

This document provides an overview of the topics that will be covered in the Digital Design and Computer Architecture course, including: - Von Neumann architecture and the five components of a computer system - The instruction cycle and how exceptions can occur at different points - Instruction architecture, including software design of instruction formats and hardware implementation using logic gates, integrated circuits, and the design of the control unit and arithmetic logic unit.

Uploaded by

Rajesh Kumar
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
27 views25 pages

Digital Design & Computer Architecture Overview

This document provides an overview of the topics that will be covered in the Digital Design and Computer Architecture course, including: - Von Neumann architecture and the five components of a computer system - The instruction cycle and how exceptions can occur at different points - Instruction architecture, including software design of instruction formats and hardware implementation using logic gates, integrated circuits, and the design of the control unit and arithmetic logic unit.

Uploaded by

Rajesh Kumar
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd

Digital Design and Computer Architecture 60-265

Dr. Robert D. Kent LT 5100 519-253-3000 Ext. 2993 rkent@[Link]

Lecture 1 Introduction

Preliminary Remark
Review Course Outline (posted on website)

Course Syllabus
This course presents a variety of topics on the design and use of modern digital computers, including:
Digital representations, Digital (Boolean) Logic Modular design concepts in digital circuits Combinational circuits Sequential circuits. Instruction architecture, cycle, timing logic Memory, CPU and Bus Organization. Assemblers, assembly language

The detailed schedule and topics covered may be adjusted at the discretion of the instructor
Students will be advised in advance of lecture topics and assigned reading.

Digital Design and Computer Architecture


Von Neumann Architecture
The 5 component design model

The Instruction Cycle


Basic Exceptions

Instruction architecture
software design hardware circuits

Digital Design & Computer Architecture


Dr. Robert D. Kent

Lecture 1 Von Neuman Architecture

Review Agenda
Von Neumann Architecture
5 component design of the stored program digital computer the instruction cycle Basic Exceptions instruction architecture software design hardware circuits

Digital Design
Boolean logic and gates Basic Combinational Circuits Karnaugh maps Advanced Combinational Circuits Sequential Circuits

von Neumann Architecture


Principles
Data and instructions are both stored in the main memory(stored program concept) The content of the memory is addressable by location (without regard to what is stored in that location) Instructions are executed sequentially unless the order is explicitly modified The basic architecture of the computer consists of:
Computer Data

CPU

Bus
Control

Main Memory

von Neumann Architecture


A more complete view of the computer system architecture that integrates interaction (human or otherwise) consists of:
Computer System
Computer Data CPU Input Device Main Memory

Bus
Control

Bus
Output Device

Five Main Components: 1. CPU 2. Main Memory (RAM) 3. I/O Devices 4. Mass Storage 5. Interconnection network (Bus)

Bus
Secondary Storage Device

Another view of a digital computer

The Instruction Cycle


The Instruction Cycle
Basic Intermediate Exceptions

The Instruction Cycle - Basic View


Once the computer has been started (bootstrapped) it continually executes instructions (until the computer is stopped) Different instructions take different amounts of time to execute (typically) All instructions and data are contained in main memory

Start

Fetch Instruction

Execute Instruction

The Instruction Cycle - Intermediate View


Start

A complete instruction consists of


operation code addressing mode zero or more operands immediately available data (embedded within the instruction) the address where the data can be found in main memory
Fetch Instruction

Decode Instruction

Fetch Operand

Execute Instruction

The Instruction Cycle - Exceptions


Start

Exceptions, or errors, may occur at Possible various points in the instruction Exception cycle, for example: ?
Possible Exception ?

Fetch Instruction

Decode Instruction

Possible Exception ?

Fetch Operand

Possible Exception?

Execute Instruction

The Instruction Cycle - Exceptions


Start

Exceptions, or errors, may occur at various points in the instruction cycle, for example:
Addressing - the memory does not exist or is inaccessible

Fetch Instruction

Decode Instruction

Fetch Operand

Execute Instruction

The Instruction Cycle - Exceptions


Start

Exceptions, or errors, may occur at various points in the instruction cycle, for example:
Operation - the operation code does not denote a valid operation

Fetch Instruction

Decode Instruction

Fetch Operand

Execute Instruction

The Instruction Cycle - Exceptions


Start

Exceptions, or errors, may occur at various points in the instruction cycle, for example:
Execution - the instruction logic fails, typically due to the input data divide by zero integer addition/subtraction overflow floating point underflow/overflow

Fetch Instruction

Decode Instruction

Fetch Operand

Execute Instruction

Instruction Architecture
Software design Hardware circuits

Instruction Architecture - Software Design


Each computer CPU must be designed to accommodate and understand instructions according to specific formats. Examples:
All instructions must have an operation code specified NOP no operation TSTST test and set
OpCode

Instruction Architecture - Software Design


Each computer CPU must be designed to accommodate and understand instructions according to specific formats. Examples:
Most instructions will require one, or more, operands These may be (immediate) data to be used directly or, addresses of memory locations where data will be found (including the address of yet another location)
OpCode Operand (Address)

Instruction Architecture - Software Design


Sometimes the instruction format requires a code, called the Mode, that specifies a particular addressing format to be distinguished from other possible formats
direct addressing indirect addressing indexed addressing relative addressing doubly indirect addressing etc.
OpCode Mode Op. (Addr.) Mode Op. (Addr.)

Instruction Architecture - CPU


The CPU must be designed to accommodate the instructions and data to be processed
I/O 1 I/O 2 I/O n

System Bus
CPU RAM System Bus ALU

Address Bus

Regs

Control Bus

Data Bus

PC
CU
Internal CPU Bus

IR PSW

Instruction Architecture - Hardware Circuits


Everything that the computer can do is the result of designing and building devices to carry out each function no magic! At the most elementary level the devices are called logic gates.
There are many possible gate types, each perform a specific Boolean operation (e.g. AND, OR, NOT, NAND, NOR, XOR, XNOR)

ALL circuits, hence all functions, are defined in terms of the basic gates. We apply Boolean Algebra and Boolean Calculus in order to design circuits and then optimize our designs.

Instruction Architecture - Hardware Circuits


Data is represented by various types of signals, including electrical, magnetic, optical and so on. Data moves through the computer along wires that form the various bus networks (address, data, control) and which interconnect the gates. Combinations of gates are called integrated circuits (IC). All computer functions are defined and controlled by ICs of varying complexity in design. The manufacture of these may be scaled according to size/complexity:
LSI VLSI ULSI large scale integration very large scale integration ultra large scale integration

Instruction Architecture - CU
The control unit must decode instructions, set up for communication with RAM addresses and manage the data stored in register and accumulator storages. Each such operation requires separate circuitry to perform the specialized tasks. It is also necessary for computer experts to have knowledge of the various data representations to be used on the machine in order to design components that have the desired behaviours.

Instruction Architecture - ALU


All instructions together are called the instruction set
CISC RISC complex instruction set reduced instruction set

Each ALU instruction requires a separate circuit, although some instructions may incorporate the circuit logic of other instructions

You might also like