Digital design and computer
organization
BCS302
By,
Dr. Vinutha K
Assistant Professor
Dept. of Information Science & Engineering
BMS Institute of Technology, Bengaluru.
2/8/2024
Department of Information Science and Engg
1
Transform Here
Single bus organization
2/8/2024
Department of Information Science and Engg
2
Transform Here
Register Transfer
Move R1,R2
2/8/2024
Department of Information Science and Engg
3
Transform Here
PERFORMING AN ARITHMETIC OR LOGIC
OPERATION
Department of Information Science and Engg
4
Transform Here
CONTROL-SIGNALS OF MDR
Department of Information Science and Engg
5
Transform Here
FETCHING A WORD FROM MEMORY
Storing a Word in Memory
Department of Information Science and Engg
6
Transform Here
Execution of complete Instruction
2/8/2024
Department of Information Science and Engg
7
Transform Here
Execution of BRANCH Instruction
BEQ R1, R2, +16
2/8/2024
Department of Information Science and Engg
8
Transform Here
PIPELININ
G
2/8/2024
Department of Information Science and Engg
9
Transform Here
4 stage PIPELINING
2/8/2024
Department of Information Science and Engg
10
Transform Here
Stall in 4 stage PIPELINING
2/8/2024
Department of Information Science and Engg
11
Transform Here
5 stage PIPELINING
Department of Information Science and Engg
12
Transform Here
Structural Hazards In Pipeline
Two instructions need the same hardware resource at the same time.
Department of Information Science and Engg
13
Transform Here
Data Hazard
Instruction depends on the result of a previous instruction.
Department of Information Science and Engg
14
Transform Here
Control hazard
A control hazard (also called a branch hazard) occurs in a
pipelined CPU when the next instruction to execute
depends on a control instruction
Department of Information Science and Engg
15
Transform Here