Untitled

The document describes a VHDL entity for a seven-segment display controller named 'seg_display'. It includes input ports for a clock signal and a 4-bit data vector, and output ports for the segment display, anode control, and decimal point. The architecture defines a process that converts binary-coded decimal input to the corresponding seven-segment display output based on the clock signal.

Uploaded by

mohamedzeyad297

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

4 views1 page

Untitled

Uploaded by

mohamedzeyad297

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

LIBRARY ieee;

USE ieee.std_logic_1164.all;

entity seg_display is
Port ( clk : IN STD_LOGIC;
data : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
segment : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
an : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
dp : OUT STD_LOGIC);
END seg_display;

architecture Behavioral of seg_display is

Begin
BDC to SSD conversion
SSD: PROCESS(clk,data)
Begin
IF (clk'EVENT AND clk='1') THEN
CASE data IS
-- gfedcba ; active low
when X"0" => segment <= b"1000000"; --x"40" (Digit 0)
when X"1" => segment <= b"1111001"; --x"79" (Digit 1)
when X"2" => segment <= b"0100100"; --x"24" (Digit 2)
when X"3" => segment <= b"0110000"; --x"30" (Digit 3)
when X"4" => segment <= b"0011001"; --x"19" (Digit 4)
when X"5" => segment <= b"0010010"; --x"12" (Digit 5)
when X"6" => segment <= b"0000010"; --x"02" (Digit 6)
when X"7" => segment <= b"1111000"; --x"78" (Digit 7)
when X"8" => segment <= b"0000000"; --x"00" (Digit 8)
when X"9" => segment <= b"0010000"; --x"10" (Digit 9)
when others => segment <= b"0000000"; --x"40" (Digit 0)
END CASE;
END IF;
END PROCESS;
END Behavioral;

7-Segment Decoder Testbench in VHDL
No ratings yet
7-Segment Decoder Testbench in VHDL
2 pages
VHDL Code for Clock Divider and Display
50% (2)
VHDL Code for Clock Divider and Display
7 pages
VHDL Code for Hardware Control Systems
No ratings yet
VHDL Code for Hardware Control Systems
4 pages
VHDL Designs and Testbenches Overview
No ratings yet
VHDL Designs and Testbenches Overview
20 pages
CAD for IEEE 854 Logic Designs
No ratings yet
CAD for IEEE 854 Logic Designs
4 pages
HDL Programming: Flip Flop Designs
No ratings yet
HDL Programming: Flip Flop Designs
8 pages
VHDL Bit Counting Implementation
No ratings yet
VHDL Bit Counting Implementation
31 pages
VHDL Logic Design: Flip-Flops & Registers
No ratings yet
VHDL Logic Design: Flip-Flops & Registers
7 pages
VHDL Components for ALU and Control Unit
No ratings yet
VHDL Components for ALU and Control Unit
14 pages
VHDL Full Codes Sheet: Exp1 - OR + AND
No ratings yet
VHDL Full Codes Sheet: Exp1 - OR + AND
3 pages
VLSI Design Lab: Full Adder & JK Flip-Flop
No ratings yet
VLSI Design Lab: Full Adder & JK Flip-Flop
6 pages
VHDL Clock and Counter Designs
No ratings yet
VHDL Clock and Counter Designs
23 pages
VHDL Code for Digital Circuits
No ratings yet
VHDL Code for Digital Circuits
8 pages
Codes
No ratings yet
Codes
10 pages
VHDL Code for Arithmetic Circuits
No ratings yet
VHDL Code for Arithmetic Circuits
6 pages
VHDL Up/Down Counter Design
No ratings yet
VHDL Up/Down Counter Design
2 pages
VHDL Code for MUX, ALU, and Shift Register
No ratings yet
VHDL Code for MUX, ALU, and Shift Register
21 pages
VHDL Control Unit State Machine Design
No ratings yet
VHDL Control Unit State Machine Design
3 pages
8-Bit Divider RTL Model Documentation
No ratings yet
8-Bit Divider RTL Model Documentation
10 pages
BCD to Excess-3 Converter Design
No ratings yet
BCD to Excess-3 Converter Design
3 pages
VHDL Division Circuit Implementations
No ratings yet
VHDL Division Circuit Implementations
7 pages
VHDL Clock Generation and Testing Code
No ratings yet
VHDL Clock Generation and Testing Code
2 pages
Memory y
No ratings yet
Memory y
5 pages
VHDL Examples: Latches and Flip-Flops
No ratings yet
VHDL Examples: Latches and Flip-Flops
6 pages
VHDL Code for Adders and Counters
No ratings yet
VHDL Code for Adders and Counters
9 pages
VHDL 0-9 Counter Example and Test Bench
No ratings yet
VHDL 0-9 Counter Example and Test Bench
1 page
VHDL Example Programs by Pedroni
No ratings yet
VHDL Example Programs by Pedroni
10 pages
4-Digit 7-Segment Counter VHDL Code
60% (5)
4-Digit 7-Segment Counter VHDL Code
3 pages
VHDL D Flip-Flop and Shift Register
No ratings yet
VHDL D Flip-Flop and Shift Register
3 pages
8-Bit CPU Control Unit Design
No ratings yet
8-Bit CPU Control Unit Design
7 pages
VHDL Code for Digital Circuits
No ratings yet
VHDL Code for Digital Circuits
14 pages
VHDL Code Examples for ALU and RAM
100% (4)
VHDL Code Examples for ALU and RAM
6 pages
VHDL Projects: ALU, Shift Register, FIFO
No ratings yet
VHDL Projects: ALU, Shift Register, FIFO
57 pages
Esign Basics for HDL Circuits
No ratings yet
Esign Basics for HDL Circuits
27 pages
Digital Logic - VHDL
No ratings yet
Digital Logic - VHDL
55 pages
VHDL Code for Washing Machine Control
No ratings yet
VHDL Code for Washing Machine Control
18 pages
VHDL Course-Parts 1 & 2
No ratings yet
VHDL Course-Parts 1 & 2
35 pages
BCD to 7-Segment Counter VHDL Code
No ratings yet
BCD to 7-Segment Counter VHDL Code
1 page
4-Bit Adder VHDL Implementation
No ratings yet
4-Bit Adder VHDL Implementation
7 pages
VHDL Memory and Register Implementation
No ratings yet
VHDL Memory and Register Implementation
9 pages
AD7524 Controller VHDL Design
No ratings yet
AD7524 Controller VHDL Design
3 pages
VHDL Encoder, Decoder, and Adder Simulation
No ratings yet
VHDL Encoder, Decoder, and Adder Simulation
37 pages
D Flip-Flop VHDL Implementation
No ratings yet
D Flip-Flop VHDL Implementation
2 pages
VHDL Implementations of Digital Circuits
No ratings yet
VHDL Implementations of Digital Circuits
4 pages
ModelSim VHDL Simulation Guide
100% (1)
ModelSim VHDL Simulation Guide
56 pages
VHDL Logic Circuit Designs Overview
No ratings yet
VHDL Logic Circuit Designs Overview
7 pages
VHDL Code for Serial Communication System
No ratings yet
VHDL Code for Serial Communication System
3 pages
VHDL Exercises: Sequential Logic Design
No ratings yet
VHDL Exercises: Sequential Logic Design
19 pages
VHDL Combinational Circuits Design
No ratings yet
VHDL Combinational Circuits Design
83 pages
VHDL Designs for Digital Circuits
No ratings yet
VHDL Designs for Digital Circuits
12 pages
D Flip Flop Module and Waveform
No ratings yet
D Flip Flop Module and Waveform
11 pages
D Flip Flop and T Flip Flop Modules
No ratings yet
D Flip Flop and T Flip Flop Modules
11 pages
VHDL Concurrent and Sequential Logic
No ratings yet
VHDL Concurrent and Sequential Logic
13 pages
VHDL Operators and Functions Overview
No ratings yet
VHDL Operators and Functions Overview
24 pages
VHDL Code for 7-Segment Display
No ratings yet
VHDL Code for 7-Segment Display
2 pages
VHDL Digital Clock Design Code
No ratings yet
VHDL Digital Clock Design Code
2 pages
VHDL Component Designs for Digital Logic
No ratings yet
VHDL Component Designs for Digital Logic
3 pages
VHDL Flip Flops and Controllers
No ratings yet
VHDL Flip Flops and Controllers
18 pages
VHDL FIFO Controller Design
No ratings yet
VHDL FIFO Controller Design
4 pages

Untitled

Uploaded by

Untitled

Uploaded by

LIBRARY ieee;

architecture Behavioral of seg_display is

You might also like