0% found this document useful (0 votes)
17 views3 pages

SISO Shift Register Explained

Uploaded by

engrkumailabbas
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
17 views3 pages

SISO Shift Register Explained

Uploaded by

engrkumailabbas
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

Assignment 1

SISO Register

A Serial-In Serial-Out (SISO) shift register is a type of sequential logic circuit that shifts data in and out
one bit at a time. This circuit is made up of flip-flops that are connected in a series, forming a chain. The
data is fed into the first flip-flop, and with each clock pulse, the data moves through the chain of flip-
flops until it reaches the output.

The circuit shown below is an example of a SISO shift register with four D flip-flops connected in
sequence. These flip-flops work together and are synchronized by the same clock signal, allowing the
data to shift through them in an orderly fashion.

Logic Circuit

I implement the above circuit using basic gates like NAND or NOT gates, shown below;
The circuit consists of multiple D flip-flops connected in series. Each flip-flop stores a single bit of data
and is connected to the next flip-flop in the sequence. The D flip flop is the most important flip flop from
other clocked types. It ensures that at the same time, both the inputs, i.e., S and R, are never equal to 1.
Each stage (flip-flop) in the shift register stores one bit of data, and the logic gates help manage how this
data is shifted through the register. So at the end we implemented a SISO shift register by using flip-flops
and logic gates to shift data bits in sequence from the input to the output, controlled by clock pulses.

Truth Table

Below is the truth table above circuit;

Clock D Q (current state) Q (Next State)


↑ 0 0 0
↑ 0 1 0
↑ 1 0 1
↑ 1 1 1

Excitation Table

Excitation table for one stage SISO register is given below;

Clock Q (Current Q (Next State) D


State)
↑ 0 0 0
↑ 0 1 1
↑ 1 0 0
↑ 1 1 1

In above truth table , The clock column shows when the flip-flop checks the input and changes its state.
The arrow (↑) means the clock is going from low to high, which is when the change happens. D denotes
the input bit. It can be either 0 or 1, and it tells the flip-flop what the next state should be. Q (current
state ) represents the current state of the flip-flop before the clock pulse. Q (Next State) represents the
state of the flip-flop will be after the clock pulse, depending on the input D.
References:

 Thomos, N. (n.d.). CE162 - Digital Electronic Systems: Section 3 – Higher Level Digital Logic
Operations.
 GeeksforGeeks. (2023, June 29). Serial In Serial Out (SISO) Shift Register. GeeksforGeeks.
[Link]

You might also like