Scribd
Upload
7 views3 pages

Logic Circuit Design and Analysis Guide

The document outlines a series of tasks related to digital logic design, including the design and explanation of various circuits such as half adders, full adders, subtractors, multiplexers, and decoders. It also covers the operation of flip-flops and their characteristic equations, as well as the implementation of Boolean functions using multiplexers and decoders. Additionally, it includes comparisons between combinational and sequential logic circuits, and provides design tasks for binary comparators and BCD to seven-segment decoders.

Uploaded by

nnm24ee089
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
7 views3 pages

Logic Circuit Design and Analysis Guide

The document outlines a series of tasks related to digital logic design, including the design and explanation of various circuits such as half adders, full adders, subtractors, multiplexers, and decoders. It also covers the operation of flip-flops and their characteristic equations, as well as the implementation of Boolean functions using multiplexers and decoders. Additionally, it includes comparisons between combinational and sequential logic circuits, and provides design tasks for binary comparators and BCD to seven-segment decoders.

Uploaded by

nnm24ee089
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Unit 2: Question bank

1. Design half adder and full adder circuits using logic gates.
2. Explain full adder circuit with the help of two half adders.
3. Design half-subtractor and full- subtractor using logic gates.
4. Explain the working of 4-bit binary parallel adder with relevant block diagram.
5. Explain the working of 4-bit binary parallel subtractor with relevant block diagram.
6. Explain the working of 4-bit binary parallel adder/subtractor using XOR gates with
relevant block diagram.
7. Explain the working of 4-bit binary parallel adder/subtractor using XNOR gates with
relevant block diagram.
8. Design 2-bit comparator using basic gates.
9. Explain octal to binary conversion using encoder
10. Design 4 to 2 line encoder using basic gates.
11. Explain the working of 3-to-8-line decoder.
12. Design 3-to-8 line decoder using basic gates.
13. Draw truth table and logic diagram of 3 to 8 line decoder.
14. Design a full adder circuit using decoder and 4:1 multiplexer.
15. Design 4 to 1 line multiplexer using basic gates.
16. Implement the given Boolean function using 8:1 MUX F(A,B,C,D) =Σm(0,1,3,4,8,9,15).
17. Explain the working of a multiplexer with suitable example.
18. Explain the working of a multiplexer having 3 select lines.
19. Implement a full subtractor using 8:1 multiplexer.
1 Differentiate between
i) Combinational Logic circuits and sequential logic circuits
ii) Latch and Flip flop

2 Write short note on basic bistable element


3 With the neat logic diagram and function table briefly explain the operation of
i) JK Flip flop
ii) T Flip flop
iii) SR Flip Flop
iv) D Flip Flop

4 With neat logic diagram and function table explain the positive edge triggered D Flip flop
and also write its timing diagram.
5 Draw the output for the S, R and clock input as shown in below figure. (consider initial
state as 0).

6 Explain the operation of Master Slave JK flip flop with truth table and timing diagram.
Write the symbol for the same.
7 Implement 𝑓(𝑎, 𝑏, 𝑐) = ∑ 𝑚(1,4,5,7) using
i) 8:1 MUX
ii) 4:1 MUX using a and b as select lines.
8 Realize the following Boolean function using the appropriate multiplexer and external
gates.
i) 𝑓(𝑎, 𝑏, 𝑐, 𝑑) = ∑ 𝑚(0,1,5,6,7,9,10,15) with a, b, c as select lines.
ii) 𝑓(𝑤, 𝑥, 𝑦, 𝑧) = ∑ 𝑚(1,3,5,7,8,9,11,13, 14) with w, x, y as select lines
iii) 𝑓(𝑎, 𝑏, 𝑐) = ∑ 𝑚(1,3,6,7) with a, b as select lines and a,b,c as select lines.
iv) 𝑓(𝑤, 𝑥, 𝑦) = ∑ 𝑚(0,2,3,6) with w,x as select lines and w,x,y as select lines.

9 Implement 𝑢 = 𝑎𝑑 + + 𝑏𝑑 using 8:1 MUX.


10 Implement the given function using decoder with minimum number of gate inputs.
i) 𝐹1 = ∑ 𝑚(0,1,3)
ii) 𝐹2 = ∑𝑚(0,2,3,5,7)
iii) 𝐹3 = ∑ 𝑚 (1,3, 5,6, 7)
iv) 𝐹4 = 𝜋𝑀(1,2,3,5,6,7)

v) 𝐹5 = 𝑎𝑏 + 𝑏𝑐 + 𝑎𝑐
vi) 𝐹6 = 𝜋𝑀(0,3)
11 Design 2:4 and 3: 8 line decoders.
12 Design a common cathode BCD to seven segment decoder.
13 What are the characteristic equations of Flip flop? Obtain the characteristic equation for
i) JK Flip flop
ii) T Flip flop
iii) SR Flip Flop
iv) D Flip Flop

14 Design a combinational logic circuit to compare two 2 bit numbers.


15 Explain the logic circuit to multiply two 2 bit numbers.

You might also like