0% found this document useful (0 votes)

4 views3 pages

Vehicle Safety System Scenarios Module

The document describes a Verilog module for a vehicle-to-vehicle (V2V) system that detects various driving scenarios based on speed and distance inputs. It includes logic for activating scenarios such as speed difference, distance warning, emergency braking, and traffic jam detection, along with corresponding outputs like buzzer and brake. The module also features a timer for auto-clearing scenario 1 after a specified duration.

Uploaded by

ganesheart1

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

4 views3 pages

Vehicle Safety System Scenarios Module

Uploaded by

ganesheart1

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

module v2v_system (

input clk, rst,

input [7:0] my_speed,

input [7:0] front_speed,

input [7:0] distance,

input scenario2_enable,

input scenario3_enable,

input system_enable,

output reg scenario1_active,

output reg scenario2_active,

output reg scenario3_active,

output reg scenario4_active,

output reg buzzer,

output reg brake,

output reg [3:0] warning_display

);

// Timer for scenario 1 auto-clear

reg [27:0] timer;

reg timer_running;

// Scenario detection

always @(*) begin

// Scenario 1 - Speed Difference

if ((my_speed > front_speed) &&

((my_speed - front_speed) > 8'd10) &&

(distance > 8'd20) && system_enable)

scenario1_active = 1'b1;

else

scenario1_active = 1'b0;
// Scenario 2 - Distance Warning

if ((distance < 8'd20) && scenario2_enable && system_enable)

scenario2_active = 1'b1;

else

scenario2_active = 1'b0;

// Scenario 3 - Emergency Braking

if ((distance < 8'd10) && (my_speed > front_speed) && scenario3_enable && system_enable)

scenario3_active = 1'b1;

else

scenario3_active = 1'b0;

// Scenario 4 - Traffic Jam / Low Speed

if ((my_speed < 8'd10) && (front_speed < 8'd10) && (distance < 8'd5) && system_enable)

scenario4_active = 1'b1;

else

scenario4_active = 1'b0;

end

// Timer logic for scenario1 auto-clear

always @(posedge clk or posedge rst) begin

if (rst) begin

timer <= 0;

timer_running <= 0;

end else begin

if (scenario1_active) begin

timer_running <= 1;

timer <= 0;

end else if (timer_running) begin

if (timer < 28'd500000000)

timer <= timer + 1;

else

timer_running <= 0;

end

// Outputs

always @(*) begin

buzzer = 0;

brake = 0;

warning_display = 4'b0000;

if (scenario1_active || timer_running)

warning_display = 4'b0001; // Scenario1

if (scenario2_active) begin

buzzer = 1;

warning_display = 4'b0010; // Scenario2

end

if (scenario3_active) begin

buzzer = 1;

brake = 1;

warning_display = 4'b0011; // Scenario3

end

if (scenario4_active) begin

warning_display = 4'b0100; // Scenario4 (traffic jam)

end

endmodule

Smart Traffic Light Controller Design
No ratings yet
Smart Traffic Light Controller Design
17 pages
Traffic Light Control System Code
No ratings yet
Traffic Light Control System Code
5 pages
Traffic Light Controller Design Overview
No ratings yet
Traffic Light Controller Design Overview
4 pages
Traffic Light
No ratings yet
Traffic Light
5 pages
Traffic Light Controller
No ratings yet
Traffic Light Controller
6 pages
Autonomous Vehicle Turn Signal Logic
No ratings yet
Autonomous Vehicle Turn Signal Logic
2 pages
Traffic Light Controller RTL Code
No ratings yet
Traffic Light Controller RTL Code
4 pages
Car Parking Lot
No ratings yet
Car Parking Lot
7 pages
Fuzzy Control Speed Adjustment Code
No ratings yet
Fuzzy Control Speed Adjustment Code
2 pages
VHDL Final Doc Garima
No ratings yet
VHDL Final Doc Garima
11 pages
Verilog Traffic Light Controller Code
100% (1)
Verilog Traffic Light Controller Code
5 pages
Verilog Digital Alarm Clock Project
No ratings yet
Verilog Digital Alarm Clock Project
15 pages
Vehicle Speed
No ratings yet
Vehicle Speed
8 pages
Github Vatsalprajapati12 Car Parking System Using Verilog Github
No ratings yet
Github Vatsalprajapati12 Car Parking System Using Verilog Github
11 pages
8520 CIA Verilog Implementation Guide
No ratings yet
8520 CIA Verilog Implementation Guide
4 pages
Verilog Codes With Output
No ratings yet
Verilog Codes With Output
28 pages
Traffic Light Controller Code Overview
No ratings yet
Traffic Light Controller Code Overview
10 pages
Code
No ratings yet
Code
4 pages
Child Safety Smart Band VLSI Project
No ratings yet
Child Safety Smart Band VLSI Project
13 pages
Project DDHDL
No ratings yet
Project DDHDL
8 pages
The Car Parking Code Guyz
No ratings yet
The Car Parking Code Guyz
13 pages
Train Crossing Control System Design
No ratings yet
Train Crossing Control System Design
12 pages
Traffic Light Controller Verilog Code
No ratings yet
Traffic Light Controller Verilog Code
10 pages
Verilog Traffic Light and Clock Simulations
No ratings yet
Verilog Traffic Light and Clock Simulations
37 pages
Verilog Timer and Stopwatch Module
No ratings yet
Verilog Timer and Stopwatch Module
10 pages
Traffic Light Controller Design
100% (1)
Traffic Light Controller Design
5 pages
Traffic Light Control Code for 8051
No ratings yet
Traffic Light Control Code for 8051
2 pages
Traffic Light Control Code in C
No ratings yet
Traffic Light Control Code in C
2 pages
Traffic Light Control System Code
No ratings yet
Traffic Light Control System Code
11 pages
Clock Divider and Counter Modules
No ratings yet
Clock Divider and Counter Modules
15 pages
VHDL Traffic Light Controller Code
No ratings yet
VHDL Traffic Light Controller Code
4 pages
Traffic Light Controller Sequential Circuits
No ratings yet
Traffic Light Controller Sequential Circuits
9 pages
Verilog Clock Generation Techniques
No ratings yet
Verilog Clock Generation Techniques
9 pages
Smart Traffic Signal Optimizer Code
No ratings yet
Smart Traffic Signal Optimizer Code
5 pages
PLC-Based Traffic Light Control System
No ratings yet
PLC-Based Traffic Light Control System
11 pages
Clock Divider and Voltage Control Logic
No ratings yet
Clock Divider and Voltage Control Logic
3 pages
LCD Module Pin Configuration Guide
No ratings yet
LCD Module Pin Configuration Guide
2 pages
VHDL Traffic Light Controller Code
No ratings yet
VHDL Traffic Light Controller Code
2 pages
Smart AC and Digital Clock Design Code
No ratings yet
Smart AC and Digital Clock Design Code
21 pages
Parking Capacity Monitoring System
No ratings yet
Parking Capacity Monitoring System
3 pages
Microcontroller Traffic Light Control
No ratings yet
Microcontroller Traffic Light Control
9 pages
Digital System Design Project - Group 31 Report
No ratings yet
Digital System Design Project - Group 31 Report
16 pages
Trafic Light Count
No ratings yet
Trafic Light Count
3 pages
VHDL Reaction Timer Lab Guide
No ratings yet
VHDL Reaction Timer Lab Guide
10 pages
Elevator and Stepper Motor Control Code
No ratings yet
Elevator and Stepper Motor Control Code
7 pages
Pedestrian Traffic Light State Diagram
No ratings yet
Pedestrian Traffic Light State Diagram
8 pages
Verilog Traffic System Module Code
No ratings yet
Verilog Traffic System Module Code
4 pages
Verilog FSM Design and Testbench
No ratings yet
Verilog FSM Design and Testbench
38 pages
Verilog Traffic Light Controller Code
No ratings yet
Verilog Traffic Light Controller Code
10 pages
Pedestrian Traffic Controller
No ratings yet
Pedestrian Traffic Controller
7 pages
Blynk Integration with SimpleTimer Code
No ratings yet
Blynk Integration with SimpleTimer Code
7 pages
VHDL Traffic Light Controller Code
No ratings yet
VHDL Traffic Light Controller Code
9 pages
EMMA2 API User Manual: MMAC Timer
No ratings yet
EMMA2 API User Manual: MMAC Timer
15 pages
Lecture 3
No ratings yet
Lecture 3
38 pages
VHDL Car Parking System Design
No ratings yet
VHDL Car Parking System Design
14 pages
Verilog Implementation of Craps Game
67% (3)
Verilog Implementation of Craps Game
6 pages
Circuito TGHO
No ratings yet
Circuito TGHO
9 pages
Seven Segment Display VHDL Code
No ratings yet
Seven Segment Display VHDL Code
7 pages
SystemVerilog FSM Lab Report
No ratings yet
SystemVerilog FSM Lab Report
10 pages
Mixed Signal IC Design Testing Guide
No ratings yet
Mixed Signal IC Design Testing Guide
23 pages
Dual-Mode PUF for IC Detection Circuit
No ratings yet
Dual-Mode PUF for IC Detection Circuit
43 pages
Augmented Reality Navigation Safety
No ratings yet
Augmented Reality Navigation Safety
39 pages
FPGA Vehicular VLC System Implementation
No ratings yet
FPGA Vehicular VLC System Implementation
6 pages
Decentralized V2V Communication for Traffic Safety
No ratings yet
Decentralized V2V Communication for Traffic Safety
10 pages

Vehicle Safety System Scenarios Module

Uploaded by

Vehicle Safety System Scenarios Module

Uploaded by

module v2v_system (

input clk, rst,

input [7:0] my_speed,

input [7:0] front_speed,

input [7:0] distance,

output reg scenario1_active,

output reg scenario2_active,

output reg scenario3_active,

output reg scenario4_active,

output reg buzzer,

output reg brake,

output reg [3:0] warning_display

// Timer for scenario 1 auto-clear

reg [27:0] timer;

always @(*) begin

// Scenario 1 - Speed Difference

if ((my_speed > front_speed) &&

((my_speed - front_speed) > 8'd10) &&

(distance > 8'd20) && system_enable)

if ((distance < 8'd20) && scenario2_enable && system_enable)

// Scenario 3 - Emergency Braking

// Scenario 4 - Traffic Jam / Low Speed

// Timer logic for scenario1 auto-clear

always @(posedge clk or posedge rst) begin

end else begin

end else if (timer_running) begin

if (timer < 28'd500000000)

always @(*) begin

warning_display = 4'b0001; // Scenario1

warning_display = 4'b0010; // Scenario2

warning_display = 4'b0011; // Scenario3

warning_display = 4'b0100; // Scenario4 (traffic jam)

You might also like