Algorithm: affects IC, possibly CPI (Time complexity)
Power wall thermal contraints to reduce the heat
Transistor increase -> more complexity, heat increase -> demage the chip
Limitation density heat
Reduce the power
Increase battery time
Clock rete increase (limit 5%) -> more heat
CPU power = dynamic power + short-circuit power leakage power
Charge or discharge the transistor
Leakage power
Dynamic power
Cpu scheduling
Multiprocessors
collaborate
Message
Sharing the memory through all the processors
Benchmark (multiple choices)
Benchmark definition (A set of programs used to verify the cpu)
(SPEC) design the Benchmark program
RISC ->better performance
Iphone RISC -> Fixed instruction size
ARM cpu is a part of RISC
***ARM architecture is also based on RISC principles, with a focus on
power efficiency and [Link] instructon set Fixed instruction size
simple computer design simple
embedded systems
ARM-V7 32bit ARM-V8 64bit
32bit vs 64bit address
Handle data/memory size
Intel X86 CICS
Interlocked handling the conflict muticore
Operation • The action
Operand(s) • The inputs and outputs
MIPS Operands 32 registers
Why need $zero make design more simple /reset the data
Iw 20 is offset
a = (b-c)+(a-d)
sub ?, b, c
?= temp register
Sub temp a,d
Add a,a ,temp
add temp register, g,h
add temp register1,i,j
sub f, temp register, temp register1