TPS5510

3-CHANNEL POWER SUPPLY SUPERVISOR

SLVS168 – JULY 1998

D Over Voltage Protection and Lock Out for D OR P PACKAGE

(TOP VIEW)
5 V, 3.3 V, and 12 V
D Under Voltage Protection and Lock Out for PGI 1 8 PGO
5 V and 3.3 V
GND 2 7 VCC
D Fault Protection Output with Open Drain FPO 3 6 VS5
Output Stage PSON 4 5 VS33
D Open Drain Power Good Output Signal for
Power Good Input, 5 V and 3.3 V
D 300 ms Power Good Delay
D 75 ms Delay for 5-V and 3.3-V Short-Circuit
Turn On Protection
D 38 ms PSON Control Debounce
D 73 µs Width Noise Deglitches
D Wide Power Supply Voltage Range
from 4 V to 15 V

description
The TPS5510 is designed to minimize external components of personal computer switching power supply
systems. It provides protection circuits, power good indicator, fault protection output (FPO), and a PSON control.
OVP (Over Voltage Protection) monitors 5 V, 3.3 V, and 12 V (12 V OV detects via VCC terminal). UVP (Under
Voltage Protection) monitors 5 V and 3.3 V. When an OV or UV condition is detected, the PGO (power good
output) is asserted low and FPO is latched high. PSON from low to high resets the protection latch. UVP function
will be enabled 75 ms after PSON is set low and debounced.
Power good feature monitors PGI, 5 V and 3.3 V and issues a power good signal when they are ready.
The TPS5510 is characterised for operation from TJ = –40°C to 125°C junction temperature.
PGI
5 VSB

PGO

TPS5510 12 V
0.5 V
1 8
PGI PGO Drop

2 7
GND VCC VSB

3 6
FPO VS5 5V

4 5
PSON PSON VS33 3.3 V

Figure 1. TPS5510 Typical Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Copyright  1998, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1

TPS5510
3-CHANNEL POWER SUPPLY SUPERVISOR
SLVS168 – JULY 1998

functional block diagram

VCC

Bandgap
Vref – 12 OV POR Vreg
Reference
+ Reset
RST VCCI = 3.6 V Vref
RI = 200 kΩ 1.192 V

R
R RTT
VS5 R FPO

73 µs
S Q
5 OV Debounce
Vref –
R Reset
+ 73 µs VCC
Derminent
Debounce
RI = 100 kΩ Latch
150 µA
VS33 Reset
Reset VCCI
RTT
3.3 OV OSC
Vref – RST 38 ms
Debounce PSON
+

RI = 100 kΩ
75 ms VCC
Vref – 3.3 UV R
Delay EN
+ Counter Pull-High
Resistor
R
PGO

300 ms
Vref – 5 UV 73 µs Delay
Debounce EN
+ Counter

RST
Vref –

PGI +

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 TPS5510
3-CHANNEL POWER SUPPLY SUPERVISOR
SLVS168 – JULY 1998

Terminal Functions
TERMINAL
I/O DESCRIPTION
NAME NO.
VS33 5 I 3.3 V over/under voltage protection input pin
VS5 6 I 5 V over/under voltage protection input pin
GND 2 Ground
FPO 3 O Inverted fault protection output, open drain output stage
PGI 1 I Power good input signal pin
PGO 8 O Power good output signal pin, open drain output stage
PSON 4 I ON/OFF control input pin
VCC 7 I Supply voltage/12 V over voltage protection input pin

DISSIPATION RATING TABLE

TA ≤ 25°C OPERATING FACTOR TA = 125°C
PACKAGE
POWER RATING ABOVE TA = 25°C POWER RATING
P 1092 mW 8.74 mW/°C 218 mW
D 730 mW 5.84 mW/°C 146 mW

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VCC, (see Note1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 V
Output voltage, VO (FPO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 V
Output voltage, VO (PGO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V
Supply current, ICC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 mA
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see Dissipation Rating Table
Operating junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 125°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltages are with respect to the device GND terminal.

recommended operating conditions

TEST CONDITIONS MIN TYP MAX UNIT
Supply voltage, VCC 4 15 V
Input voltage, VI PSON, VS5, VS33, PGI 7 V
FPO 15 V
voltage VO
Output voltage,
PGO 7 V
Operating junction temperature, TJ –40 125 °C
FPO 30 mA
Output sink current
current, IO(
O(sink)
i k)
PGO 10 mA
Supply voltage rising time, tr See Note 2 1 ms
NOTE 2: VCC rising and falling slew rate must be less then 14 V/ms.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3

TPS5510
3-CHANNEL POWER SUPPLY SUPERVISOR
SLVS168 – JULY 1998

electrical characteristics, VCC = 5 V, TJ = full range. (unless otherwise specified)

over voltage protection
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VS33 3.9 4.1 4.3
Over-voltage threshold VS5 5.7 6.1 6.5 V
VCC 13.3 13.8 14.3
ILKG Leakage current (FPO) V(FPO) = 5 V 5 µA
Isink = 10 mA 0.3
VOL Low level output voltage (FPO) V
Isink = 30 mA 0.7

PGI and PGO

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Input threshold voltage (PGI) 1.141 1.192 1.242 V
VS33 2.71 2.83 2.95
Under voltage threshold
Under-voltage V
VS5 4.1 4.3 4.47
Short circuit protection delay time 3.3 V, 5 V 49 75 114 ms
ILKG Leakage current (PGO) PGO = 5 V 5 µA
VOL Low level output voltage (PGO) Sink current = 10 mA 0.4 V

PSON control
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Input pull-up current PSON = 0 V 150 µA
High-level input voltage 2.4 V
Low-level input voltage 1.2 V

total device
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ICC Supply current PSON = 5 V 1 mA

switching characteristics, VCC = 5 V, TJ = full range

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
td Delay time (PGI to PGO) 200 300 450 ms
tb De-bounce time (PSON) 24 38 57 ms
Noise deglitch time 47 73 110 µs

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

 TPS5510
3-CHANNEL POWER SUPPLY SUPERVISOR
SLVS168 – JULY 1998

timing chart

VCC

Reset

PSON

FPO

PGI

3.3 V
5V

12 V

PGO

td td

td PG OFF delay

tb

Protect Occur
tb AC
OFF
PSON PSON
OFF ON

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5

 IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF

DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright  1998, Texas Instruments Incorporated