ICC2 Clock Tree Synthesis Guide

The document outlines the setup for Clock Tree Synthesis (CTS) using Synopsys ICC2, focusing on skew groups to minimize timing differences in critical clock paths. It details core settings for the CTS specification file, including target skew, max fanout, and max transition, along with sample TCL commands. Additionally, it provides commands for creating skew groups and running the CTS process in ICC2 to ensure proper timing and legality of the clock tree.

Uploaded by

Mohammed Amir Shaikh

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

36 views6 pages

ICC2 Clock Tree Synthesis Guide

Uploaded by

Mohammed Amir Shaikh

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

CTS Spec File & ICC2 Commands

(with Skew Group, Fanout, and

Transition)
For Synopsys ICC2 – Clock Tree
Synthesis Setup
Clock Skew Group – Concept
• • A skew group ensures minimum timing
difference between key clock paths.
• • Useful for timing-critical domains (like data-
paths).
• • Helps control skew between registers within
a group.
CTS .spec File – Core Settings
• • Target Skew: 100ps
• • Max Fanout: 16
• • Max Transition: 100ps
• • Buffers: BUFX2, BUFX4, BUFX8
• • Inverters: INVX1, INVX2
• • Skew Group: Defined for CLK or multiple
clocks
Sample CTS .spec (TCL Snippet)
• set_clock_tree_options -clock_name CLK -
target_skew 100ps
• set_clock_tree_options -clock_name CLK -
target_insertion_delay 1200ps
• set_clock_tree_options -clock_name CLK -
max_fanout 16
• set_clock_tree_options -clock_name CLK -
max_transition 100ps
• set_clock_tree_cell -buffer_list {BUFX2 BUFX4
BUFX8}
Skew Group Setup – Commands
• create_clock_skew_group -name DATA_PATH -
clocks {CLK1 CLK2}
• set_skew_group_options -name DATA_PATH -
max_skew 30ps
Run CTS in ICC2
• clock_opt -only_cts

• • Performs only CTS stage.

• • Uses all skew/fanout/transition settings.
• • Ensures CTS legal clock tree and timing.

Clock Tree Synthesis (CTS) Overview
No ratings yet
Clock Tree Synthesis (CTS) Overview
30 pages
Clock Tree Synthesis Overview and Guidelines
No ratings yet
Clock Tree Synthesis Overview and Guidelines
29 pages
Clock Tree Synthesis Overview
No ratings yet
Clock Tree Synthesis Overview
43 pages
VLSI Static Timing Checks Explained
No ratings yet
VLSI Static Timing Checks Explained
22 pages
CTS Stage Inputs and Checks
No ratings yet
CTS Stage Inputs and Checks
2 pages
Glitch Reduction in Low Power RTL Design
No ratings yet
Glitch Reduction in Low Power RTL Design
4 pages
VLSI Floorplanning Exercise Guide
No ratings yet
VLSI Floorplanning Exercise Guide
13 pages
SRAM Integration in VLSI Design Lab
No ratings yet
SRAM Integration in VLSI Design Lab
10 pages
Timing Analysis: Paths, Skew, and Latency
No ratings yet
Timing Analysis: Paths, Skew, and Latency
94 pages
Overview of Static Timing Analysis
100% (1)
Overview of Static Timing Analysis
3 pages
SPI Interface with Single Port RAM
No ratings yet
SPI Interface with Single Port RAM
8 pages
Managing Path Groups in VLSI
100% (1)
Managing Path Groups in VLSI
1 page
Understanding False Paths in STA
No ratings yet
Understanding False Paths in STA
2 pages
I/O Pads Design in VLSI Circuits
No ratings yet
I/O Pads Design in VLSI Circuits
5 pages
REG2REG Synthesis Workflow Guide
No ratings yet
REG2REG Synthesis Workflow Guide
7 pages
Xcelium Tcl Command Guide
No ratings yet
Xcelium Tcl Command Guide
30 pages
Design Compiler Expert Quick Guide
No ratings yet
Design Compiler Expert Quick Guide
2 pages
Clock Tree Debugging with Cadence Tools
No ratings yet
Clock Tree Debugging with Cadence Tools
22 pages
Physical Design Workflow and Commands
No ratings yet
Physical Design Workflow and Commands
18 pages
VHDL Logic Synthesis with Synopsys
No ratings yet
VHDL Logic Synthesis with Synopsys
48 pages
Clock Tree QoR Reporting Guide
No ratings yet
Clock Tree QoR Reporting Guide
19 pages
Lumi Ray Interview on Timing Analysis
No ratings yet
Lumi Ray Interview on Timing Analysis
5 pages
SOC Encounter Physical Design Guide
No ratings yet
SOC Encounter Physical Design Guide
222 pages
Understanding PVT Sensors in SoCs
No ratings yet
Understanding PVT Sensors in SoCs
2 pages
Physical Sinthesys Tutorial PDF
No ratings yet
Physical Sinthesys Tutorial PDF
40 pages
Low Power VLSI Design Techniques
No ratings yet
Low Power VLSI Design Techniques
6 pages
Timing Optimization Techniques in Logic Synthesis
No ratings yet
Timing Optimization Techniques in Logic Synthesis
19 pages
MCMM Analysis in VLSI Design
No ratings yet
MCMM Analysis in VLSI Design
4 pages
Liberty Timing File Overview in VLSI
No ratings yet
Liberty Timing File Overview in VLSI
14 pages
Clock Tree Synthesis Overview
No ratings yet
Clock Tree Synthesis Overview
5 pages
CTS
No ratings yet
CTS
21 pages
Clock Gating Techniques in VLSI Design
No ratings yet
Clock Gating Techniques in VLSI Design
4 pages
Understanding SDC in ASIC Design
No ratings yet
Understanding SDC in ASIC Design
3 pages
Derating STA Guide
No ratings yet
Derating STA Guide
20 pages
Scan Chain Reordering in VLSI Design
100% (1)
Scan Chain Reordering in VLSI Design
10 pages
Digital VLSI Design Lecture 3: Logic Synthesis: Semester A, 2018-19 Lecturer: Dr. Adam Teman
No ratings yet
Digital VLSI Design Lecture 3: Logic Synthesis: Semester A, 2018-19 Lecturer: Dr. Adam Teman
47 pages
Essential Inputs for VLSI RTL Synthesis
No ratings yet
Essential Inputs for VLSI RTL Synthesis
4 pages
ICC2 Power Planning Commands Guide
No ratings yet
ICC2 Power Planning Commands Guide
5 pages
MCMM Timing Derate Configuration Guide
No ratings yet
MCMM Timing Derate Configuration Guide
3 pages
Cadence Encounter Place & Route Guide
No ratings yet
Cadence Encounter Place & Route Guide
12 pages
Understanding Router Functions and Types
No ratings yet
Understanding Router Functions and Types
72 pages
Arrival Time and Output Slew Analysis
No ratings yet
Arrival Time and Output Slew Analysis
43 pages
VLSI Timing Path Analysis and Concepts
No ratings yet
VLSI Timing Path Analysis and Concepts
56 pages
Verilog Arrays and Memories
No ratings yet
Verilog Arrays and Memories
13 pages
Verifying Asynchronous FIFO with SystemVerilog
No ratings yet
Verifying Asynchronous FIFO with SystemVerilog
5 pages
Elmore Delay and Interconnect Models
No ratings yet
Elmore Delay and Interconnect Models
9 pages
VLSI Physical Design Course Overview
No ratings yet
VLSI Physical Design Course Overview
3 pages
CTS ICC2 Commands
No ratings yet
CTS ICC2 Commands
10 pages
Setup and Hold Violations Explained
100% (1)
Setup and Hold Violations Explained
9 pages
Understanding Timing Arcs in VLSI
No ratings yet
Understanding Timing Arcs in VLSI
5 pages
Tcl Scripting for VLSI Engineers
No ratings yet
Tcl Scripting for VLSI Engineers
21 pages
Understanding Clock Jitter in VLSI
No ratings yet
Understanding Clock Jitter in VLSI
7 pages
Slew Derate in Timing Libraries
No ratings yet
Slew Derate in Timing Libraries
165 pages
Timing Correlation Setup for IC Compiler
No ratings yet
Timing Correlation Setup for IC Compiler
1 page
Decap Design Challenges in VLSI
No ratings yet
Decap Design Challenges in VLSI
6 pages
Clock Skew in VLSI Design
No ratings yet
Clock Skew in VLSI Design
25 pages
VLSI Innovus PD Flow
No ratings yet
VLSI Innovus PD Flow
15 pages
Presented By: Murali
No ratings yet
Presented By: Murali
14 pages
CTS Cheat Sheet for VLSI Design
100% (1)
CTS Cheat Sheet for VLSI Design
3 pages
Clock Tree Synthesis in VLSI Design
No ratings yet
Clock Tree Synthesis in VLSI Design
42 pages
PrimeTime Command Reference Guide
No ratings yet
PrimeTime Command Reference Guide
114 pages
CMOS Second Order Effects Explained
No ratings yet
CMOS Second Order Effects Explained
13 pages
Advanced Floorplanning Interview Insights
No ratings yet
Advanced Floorplanning Interview Insights
2 pages
Kritika Tripathi: Electronics Engineer Profile
No ratings yet
Kritika Tripathi: Electronics Engineer Profile
1 page

ICC2 Clock Tree Synthesis Guide

Uploaded by

ICC2 Clock Tree Synthesis Guide

Uploaded by

CTS Spec File & ICC2 Commands

(with Skew Group, Fanout, and

• • Performs only CTS stage.

You might also like