VIET NAM NATIONAL UNIVERSITY HO CHI MINH CITY – UNIVERSITY OF TECHNOLOGY

FACULTY OF ELECTRICAL AND ELECTRONICS ENGINEERING

DEPARTMENT OF ELECTRONICS
--oOo—

INTRODUCTION TO COMPUTING
LABORATORY MANUAL
TABLE OF CONTENT
ABOUT THE MANUAL ......................................................................................................................... 1
LAB 1: IMPLEMENTATION OF BOOLEAN FUNCTION ON BREADBOARD
WITH LOGIC GATES AND FUNCTIONAL ICS ............................................................................ 2
A. PRELAB .................................................................................................................2
I. IMPLEMENTATION OF DIGITAL CIRCUIT ON BREADBOARD ............2
II. QUESTIONS: .........................................................................................................6
B. LAB MANUAL: ...................................................................................................13
I. OBJECTIVES: .....................................................................................................13
II. LAB PREPARATION:........................................................................................13
III. LAB INSTRUCTION: .........................................................................................13
LAB 2: IMPLEMENTATION OF BASIC LOGIC GATES AND FUNCTIONAL ICs
ON FPGA 26
A. PRELAB ...............................................................................................................26
B. LAB MANUAL: ...................................................................................................34
I. OBJECTIVES: .....................................................................................................34
II. LAB PREPARATION:........................................................................................34
III. LAB INSTRUCTIONS:.......................................................................................34
LAB 3: COMBINATIONAL CIRCUIT AND SEQUENTIAL CIRCUIT DESIGN...... 48
A. PRELAB ...............................................................................................................48
B. LAB MANUAL: ...................................................................................................55
I. OBJECTIVES ......................................................................................................55
II. PREPARATION ..................................................................................................55
III. LAB INSTRUCTIONS ........................................................................................55
LAB 4: IMPLEMENTATION OF BASIC COMBINATIONAL AND SEQUENTIAL
LOGIC CIRCUITS ON FPGA............................................................................................................ 65
A. PRELAB ...............................................................................................................65
B. LAB MANUAL ....................................................................................................72
I. OBJECTIVES ......................................................................................................72
II. PREPARATION: .................................................................................................72

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 1
 III. LAB INSTRUCTIONS ........................................................................................72
LAB 5: CIRCUIT IMPLEMENTATION ON BREADBOARD AND
COMMUNICATION WITH FPGA .................................................................................................... 90
A. PRELAB ...............................................................................................................90
B. LAB MANUAL ..................................................................................................104
I. OBJECTIVES: ...................................................................................................104
II. LAB PREPARATION:......................................................................................104
III. LAB INSTRUCTION: .......................................................................................104
APPENDIX 1: QUARTUS AND UBUNTU INSTALLATION ON WINDOWS..........117
A. UBUNTU INSTALLATION ON WINDOWS: ...............................................117
I. Download and install Xming and WSL2: ........................................................117
II. Install Ubuntu on Windows: .............................................................................117
III. Some basic commands in Linux........................................................................119
B. INSTALL QUARTUS 13.0SP1 .........................................................................122
APPENDIX 2: DIGITAL CIRCUIT DESIGN FLOW USING SYSTEMVERILOG .123
A. DESIGN FLOW .................................................................................................123
B. COMBINATIONAL LOGIC MODELING ....................................................124
I. Problem:..............................................................................................................124
II. Design: .................................................................................................................124
C. SEQUENTIAL LOGIC/FSM MODELING ....................................................138
I. Problem:..............................................................................................................138
II. Problem analysis: ...............................................................................................138
III. Design: .................................................................................................................139

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 2
 ABOUT THE MANUAL

This document is intended to serve as a lab manual for students enrolled in Introduction to
Computing Lab at HCMC University of Technology. All the Lab Experiment is designed for students
to:

- Implement combinational and sequential systems on testboard, using digital ICs.

- Implement digital systems on FPGA, using SystemVerilog.

There are 4 labs:

Lab 1 – Implementation of Boolean function on breadboard with Logic Gates and Functional ICs.

Lab 2 – Implementation of Boolean function on FPGA with Logic Gates and Functional Digital ICs.

Lab 3 – Implement Arithmetic Circuits and Sequential Circuit on breadboard.

Lab 4 – Implement Arithmetic Circuits and Sequential Circuit on FPGA.

In order to complete the lab on time, all students are required to do prelabs before each class.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 1
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

LAB 1: IMPLEMENTATION OF BOOLEAN

FUNCTION ON BREADBOARD WITH LOGIC
GATES AND FUNCTIONAL ICS
Student’s name: Class:
Student ID: Date:

A. PRELAB
I. IMPLEMENTATION OF DIGITAL CIRCUIT ON BREADBOARD
Breadboard is the component on which the circuits can be set up and external experiments can
be done. The information about usage is given in Figure 1.1 .

Figure 1.1: Breadboard connections

❖ Remember these points when implement digital circuits on breadboard:

- Inserting a DIP – Dual Inline Package:

Before you insert a DIP into the breadboard, make sure all pins are straight. When you insert
a DIP in the breadboard, make sure that the pins on one side of the DIP are not connected to
the pins on the other side of the DIP. This means that the DIP must straddle one of the long
gaps that divide the breadboard into separate sections.
- Providing access to the DIP:

As you wire your circuit, be sure to leave yourself easy access to the DIP's pins so that you can
touch them with a probe and so that you can replace the DIP without disconnecting any wires.
In particular:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 2
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

 Never pass a wire over a DIP. Instead, route the wires around the DIP.
 When you run wires to a DIP, use the breadboard holes farther away from the DIP before
you use the holes that are closer.

- Removing a DIP:

Do not use your fingers to remove a DIP from the breadboard. It's too easy for your fingers to
slip, causing the DIP to twist. This results in bent pins. Instead, use a chip puller to gently pull
the chip up from the board.
- Input and output connections:

There are two logic levels of input data: HIGH (1) level and LOW (0) level. In this course,
almost digital ICs are TTL, in which HIGH level and LOW level are prescribed as below:
Input: the signal is called HIGH when the voltage is between 2V and 5V, and LOW when
the voltage is from 0 to 0.8V.
Output: the signal is called HIGH when the voltage is between 2.7V and 5V, and LOW
when the voltage is from 0 to 0.5V.
We usually apply 5V to implement HIGH level signal and 0V for LOW level signal.
In this lab, DIP switches are used to supply input signal. Several ways of input connections are
shown in Figure 1.2; resistors in these circuits are usually chosen 10 Kohm. It is recommended
that students implement input circuit as in Figure 1.2 (c), in which the signal equal 1 when the
switch is at upper position and vice versa.

(a) (b) (c)

Figure 1.2: Input connections

Outputs are commonly displayed in LEDs, bar-LEDs, 7-segment LEDs,… Figure 1.3 shows
how to connect the output to LED; LEDs in the left circuit will be on when the signal is 1 while

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 3
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

level 1 signal turn off the lights in the right circuit. Resistors in output circuits are usually
chosen 1 Kohm.

Figure 1.3: Output connections

Example: Implement function 𝑓 (𝑎, 𝑏) = 𝑎 + 𝑏.

- Inputs: a,b. - Outputs: f. - ICs : 74HC32.

Figure 1.4: Implementation of Boolean function F(a,b) = a + b

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 4
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Figure 1.5: Implementation of Boolean function F(a,b) = a + b – application circuit.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 5
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

II. QUESTIONS:
1. What is numbering principle in DIP IC?

2. Identify X, Y, Z, W in four circuits below:

3. If f1,f2,f3,f4 are respectively 0,1,1,0. Indentify status of each LEDs in below figure.

4. Hoàn thành bảng sau (xem datasheet của chúng)

IC Definition Pins

74LS00 4 cổng NAND 14-VCC; 7-GND; 3 = 1 nand 2; 6 = 4 nand 5; …….

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 6
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

74LS02
74LS04
74LS08
74LS32
74LS86
74LS125
74LS126
74LS138
74LS151

5. Compare IC 74LS125 and IC 74LS126. Explain the difference between these 2 ICs.

6. Implement boolean function 𝑓(𝑥, 𝑦, 𝑧) = 𝑥̅ . 𝑦 + 𝑦̅𝑧:

ICs and quantity:

Circuit implementation (remember to note pin numbers on ICs)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 7
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

7. Implement boolean function 𝑓(𝑥, 𝑦, 𝑧) = 𝑥̅ . 𝑦 + 𝑦̅𝑧 using NAND2 gates (2-input NAND
gates).
Convert the function using NAND equivalents:

Circuit implementation (remember to note pin numbers on ICs)

8. Implement Boolean function 𝑓(𝑥, 𝑦, 𝑧) = m1 + m3 + m6 (z is LSB):

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 8
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Write F in SOP form:

List all ICs used to implement the circuit:

Circuit implementation (remember to note pin numbers on ICs)

9. Implement boolean function 𝑓(𝑥, 𝑦, 𝑧) = m1 + m3 + m6, using NOR2 gates (2-input NOR
gates)
Convert the function using NOR equivalents:

Circuit implementation (remember to note pin numbers on ICs)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 9
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

10. Given following circuit:

Write 𝑓(𝑥, 𝑦, 𝑧) expression in SOP

Circuit implementation (remember to note pin numbers on ICs)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 10
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

11. Implement 𝑓(𝑥, 𝑦, 𝑧) = ∑(2,3,5,7) using IC 74LS151:

Draw the circuit that implement F using IC 74LS151 and logic gates:

Circuit implementation (remember to note pin numbers on ICs).

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 11
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

12. Implement 𝑓(𝑥, 𝑦, 𝑧) = ∑(0,3,4,7) using 74LS138:

Draw the circuit that implement F using IC 74LS138 and logic gates:

Circuit implementation (remember to note pin numbers on ICs).

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 12
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

B. LAB MANUAL:
I. OBJECTIVES:
- Getting familiar with TTL 74LS series IC.
- Implementation of simplified Boolean functions with different logic gate combinations.
- Getting to know functional combinational ICs.
II. LAB PREPARATION:

Students have to complete Prelab before class. Students without lab preparation won’t be
allowed to join in the class.
III. LAB INSTRUCTION:

EXPERIMENT 1
Objectives: Implementation of a function math 𝑓(𝑥, 𝑦, 𝑧) = 𝑥̅ . 𝑦 + 𝑦̅𝑧 in AND – OR form.
Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs) : 74LS04, 74LS08, 74LS32
- Connection wires.
Procedure:
- Construct the circuit and apply the power (remember to note pin numbers on ICs).
- Apply all possible combinations to the inputs; obtain the output values then take note of
the output fTest in the Table 1.1.

x y z f fTest fnand
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Table 1.1

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 13
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Student’s implementation on breadboard:

➢ Draw the schematic that implement F using NAND equipvalents.

NAND equipvalent circuit – application circuit.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 14
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

- Construct the circuit and apply the power (remember to note pin numbers on ICs).
- Apply all possible combinations to the inputs and obtain and take note of the outputs
fNAND in the Table 1.1

Student’s implementation on breadboard

EXPERIMENT 2
Objectives: Implementation of a boolean function given in the truth table (Figure 1.2).
Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs) : 74LS04, 74LS08, 74LS32
- Connection wires.
Procedure:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 15
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

- Construct the circuit and apply the power (remember to note pin numbers on ICs).
- Apply all possible combinations to the inputs; obtain the output values then take note of
the output fTest in the Table 1.2.
- Write the Boolean expression: F =

x y z f fTest fnor
0x 0 0 0
0 0 1 1
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 0
Table 1.2

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 16
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Student’s implementation on breadboard

➢ Draw the schematic that implement F using NOR equipvalents.

NOR equipvalent circuit – application circuit.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 17
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

- Construct the circuit and apply the power (remember to note pin numbers on ICs).
- Apply all possible combinations to the inputs; obtain the output value then take note of
the outputs fNOR in the Table 1.2.

Student’s implementation on breadboard

EXPERIMENT 3
Objectives: Implementation of a boolean function given in the following schematic.

Figure 1.6

Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs) : 74LS04, 74LS08, 74LS32, 74LS86.
- Connection wires.
Procedure:
- Construct the circuit and apply the power (remember to note pin numbers on ICs).
- Apply all possible combinations to the inputs; obtain the output value then take note of the
outputs F1 in the Table 1.3.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 18
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

x y z F1 F2
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Table 1.3

Student’s implementation on breadboard

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 19
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

➢ Optimize boolean function F1 and draw the schematic: F2 =

- Construct the circuit and apply the power (remember to note IC codes and their pin numbers).
- Apply all possible combinations to the input; obtain the output value then take note of the
outputs F2 in the Table 1.3.

Student’s implementation on breadboard

➢ Give your comments on F1 and F2 results:

EXPERIMENT 4
Objectives: Implementation of a Boolean function 𝑓 (𝑥, 𝑦, 𝑧) = ∑(2,3,5,7) by using a 8x1
Multiplexer.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 20
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Connection diagram and function table:

Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs): 74LS151, 74LS04.
- Connection wires.
Procedure:
Draw the schematic diagram to implement the boolean function using 74LS151.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 21
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Application cicruit

- Construct the circuit and apply the power (remember to note IC pin numbers).
- Apply all possible combinations to the inputs and obtain and take note of the outputs FTest in
the Table 1.4.

x y z f fTest
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Table 1.4

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 22
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Student’s implementation on breadboard

EXPERIMENT 5
Objectives: Implementation of a Boolean function (𝑥, 𝑦, 𝑧) = ∑(2,3,5,7) by using a 3x8
Decoder.
Equipments: x y z f fTest
- Analog Discovery Studio 0 0 0
- Integrated Circuits (ICs): 74LS138, and other logic 0 0 1
gates. 0 1 0
- Connection wires.
0 1 1
Connection diagram and function table: 1 0 0
1 0 1
1 1 0
1 1 1
Table 1.5

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 23
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

Procedure:
Draw the schematic diagram to implement the boolean function using 74LS138.

Application cicruit

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 24
 Lab 1: Implementation of Boolean function on breadboard with logic gates and functional ICs

- Construct the circuit and apply the power (remember to note IC pin numbers).
- Apply all possible combinations to the inputs and obtain and take note of the outputs FTest in
the Table 1.5.
Student’s implementation on breadboard

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 25
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

LAB 2: IMPLEMENTATION OF
BASIC LOGIC GATES AND
FUNCTIONAL ICs ON FPGA
Student’s names: Class:
Student ID: Date:

A. PRELAB
In Lab 2, the project use the LEDR, LEDG, and SW as peripherals. Below are the basic
headers code of these peripherals when students synthesize a project on Intel Quartus. (Note:
Import file DE2_pin_list/assignment).

Note, the top-level file of the project must be named the name of the header file, for example
"lab2tn1_wrapper", with the module "lab2tn1" being the module containing the code
describing the design of experiment 1.

Ex: The experiment of writing hardware design in SystemVerilog language for the function
𝑓 (𝑥, 𝑦, 𝑧) = x̅𝑦𝑧 as experiment 1 of lab 2, we have the following SystemVerilog code:

Figure 2.1: Implementation of 𝑓(𝑥, 𝑦, 𝑧) = 𝑥̅ 𝑦𝑧 – module “lab2tn1”

Below is top level “lab2tn1_wrapper” that implement 𝑓 (𝑥, 𝑦, 𝑧) = x̅𝑦𝑧:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 26
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Figure 2.2: Implementation of 𝑓(𝑥, 𝑦, 𝑧) = 𝑥̅ 𝑦𝑧 – module “lab2tn1_wrapper”

Next, students perform the simulation, and load the Kit as instructed at Lab 0.
For the experiments that require the use of IC 74LS151/74LS138, students write the code
describing this IC and call that module as above.
PREPARATION 1
Objective: Implementation of Boolean function 𝑓 (𝑥, 𝑦, 𝑧) = 𝑥̅ 𝑦𝑧 + 𝑥𝑦
̅̅̅𝑧 + 𝑥𝑦 on FPGA DE2.
Procedure:
● Construct the truth table of 𝑓 (𝑥, 𝑦, 𝑧) = 𝑥̅ 𝑦𝑧 + 𝑥𝑦
̅̅̅𝑧 + 𝑥𝑦
● Write the SystemVerilog code that describe 𝑓(𝑥, 𝑦, 𝑧) = 𝑥̅ 𝑦𝑧 + 𝑥𝑦
̅̅̅𝑧 + 𝑥𝑦s
instructed in lab 0 with the following pin assignment:
○ Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively.
○ Pin f assigned to LEDG0.
● Compile and simulate the project. The output waveform have to show all possible input
combinations. Capture the output waveform.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 27
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Truth table SystemVerilog code

Waveform:

PREPARATION 2
Objectives: Write SystemVerilog code to X Y Z F Fsim FKit
describe the truth table in Table 2.1. 0 0 0 1
0 0 1 1
0 1 0 0
0 1 1 1
1 0 0 1
1 0 1 0
1 1 0 0
1 1 1 1
Table 2.1

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 28
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Procedure:
● Write the SystemVerilog code that describe the digital circuit in Figure 2.3 with the
following pin assignment:
○ Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively.
○ Pin f assigned to LEDG0.
● Compile and simulate the project. The output waveform have to show all possible input
combinations. Capture the output waveform.

Truth table SystemVerilog code

Waveform:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 29
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

PREPARATION 3
Objective: Write SystemVerilog code to describe the digital circuit in Figure 2.3.

Figure 2.3

Procedure:
● Write the SystemVerilog code that describe the digital circuit in Figure 2.3 with the
following pin assignment:
○ Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively.
○ Pin f assigned to LEDG0.
● Compile and simulate the project. The output waveform have to show all possible input
combinations. Capture the output waveform.

Truth table SystemVerilog code

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 30
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Waveform:

PREPARATION 4
Objective: Write SystemVerilog code to describe IC Multiplexer 74LS151. Implement
function 𝑓 (𝑥, 𝑦, 𝑧) = ∑(1,2,4,7) using that multiplexer.
Procedure:
● Write SystemVerilog code describe IC multiplexer 74LS151 operation.
● Using above multiplexer, write SytemVerilog code implementing Boolean function
𝑓 (𝑥, 𝑦, 𝑧) = ∑(1,2,4,7):
○ Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively
○ Pin f assigned to LEDG0
○ Call IC 74LS151 as a submodule.
● Compile and simulate the project. The output waveform have to show all possible input
combinations. Capture the output waveform.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 31
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Truth table SystemVerilog code

Waveform:

PREPARATION 5
Objective: Write SystemVerilog code to describe IC Decoder 74LS138. Implement function
𝑓 (𝑥, 𝑦, 𝑧) = ∑(0,2,5,7) using that decoder.
Procedure:
● Write SystemVerilog code describe IC decoder 74LS138 operation.
● Using above decoder, write SytemVerilog code implementing Boolean function
𝑓 (𝑥, 𝑦, 𝑧) = ∑(0,2,5,7):

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 32
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

○ Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0

respectively
○ Pin f assigned to LEDG0
○ Call IC 74LS138 as a submodule.
● Compile and simulate the project. The output waveform have to show all possible input
combinations. Capture the output waveform.

Truth table SystemVerilog code

Waveform:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 33
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

B. LAB MANUAL:

I. OBJECTIVES:

- Understand how to use FPGA kits, programming software .

- Understand how to design a basic functional ICs on FPGA
- Understand the process of describing hardware on FPGAs.

II. LAB PREPARATION:

- To prepare well for the test, students MUST read Appendix 1 first and complete the
steps of Sample lab in Appendix 2, and submit it with Prelab 2 before entering class.
- Students must complete and submit Prelab 2 before entering class.
- Students read the appendix and the Kit DE2 Manual to understand how to use the DE2
Kit, wiring, peripherals, and how to use Quartus software to simulate and synthesize
circuits. Students refer to the documentation to understand how to write hardware
designs in the SystemVerilog language.

III. LAB INSTRUCTIONS:

EXPERIMENT 1
Objectives: Implementation of a function math 𝑓(𝑥, 𝑦, 𝑧) = 𝑥̅ 𝑦𝑧 + ̅̅̅𝑧
𝑥𝑦 + 𝑥𝑦 on DE 2 kit.
Procedure:
x y z f fSim fKit
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Table 2.2

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 34
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

➢ Apply all possible combinations to the inputs and take note the outputs in the f column
of Table 2.2.

➢ Draw the logic diagram of F:

➢ Write the SystemVerilog describe the operation of 𝑓 (𝑥, 𝑦, 𝑧) = 𝑥̅ 𝑦𝑧 + ̅̅̅𝑧

𝑥𝑦 + 𝑥𝑦 with
the pin assignment as follows:
o Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively.
o Pin f assigned to LEDG0.

➢ Synthesize the SystemVerilog design and take note the output in the fsim column in
Table 2.2.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 35
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

(Insert a photo demonstrating simulation results)

➢ Students view the result of the circuit (Tool → Netlist Viewer → RTL Viewer). Is this
result similar to the logic gate diagram drawn above? Exlain.

(RTL viewer result)

➢ Download the code to DE2 Kit. Does the design perform exactly as required? Take
note the results in f Kit column of Table 2.2

(Project demonstration on DE2 kit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 36
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

EXPERIMENT 2
Objectives: Implementation of a boolean function given in the truth table on DE 2 kit.

X Y Z F Fsim FKit

0 0 0 1

0 0 1 1

0 1 0 0

0 1 1 1

1 0 0 1

1 0 1 0

1 1 0 0

1 1 1 1
Table 2.3

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 37
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Procedure:
➢ Write the Boolean expression of f (x, y, z):

➢ Draw the logic diagram of f:

➢ Write the SystemVerilog describe the operation of 𝑓 (𝑥, 𝑦, 𝑧) with the pin assignment
as follows:
o Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively.
o Pin f assigned to LEDG0.

➢ Synthesize the SystemVerilog design and take note the output in the fsim column in
Table 2.3.

(Insert a photo demonstrating simulation results)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 38
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

➢ Students view the result of the circuit (Tool → Netlist Viewer → RTL Viewer). Is this
result similar to the logic gate diagram drawn above? Exlain.

(RTL viewer result)

➢ Download the code to DE2 Kit. Does the design perform exactly as required? Take
note the results in f Kit column of Table 2.3.

(Project demonstration on DE2 kit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 39
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

EXPERIMENT 3
Objectives: Implementation of a boolean function given in the following schematic.
X Y Z Fsim FKit
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Figure 2.4 Table 2.4

Procedure:

➢ Write the SystemVerilog describe the operation of 𝑓 (𝑥, 𝑦, 𝑧) with the pin assignment
as follows:
o Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 40
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

o Pin f assigned to LEDG0.

➢ Synthesize the SystemVerilog design and take note the output in the fsim column in
Table 2.4.

(Insert a photo demonstrating simulation results)

➢ Students view the result of the circuit (Tool → Netlist Viewer → RTL Viewer). Is this
result similar to the logic gate diagram drawn above? Exlain.

(RTL viewer result)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 41
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

➢ Download the code to DE2 Kit. Does the design perform exactly as required? Take
note the results in f Kit column of Table 2.4.

(Project demonstration on DE2 kit)

EXPERIMENT 4
Objectives: Write SystemVerilog code to describe IC x y z f fsim fKit
Multiplexer 74LS151. 0 0 0
Implement function 𝑓 (𝑥, 𝑦, 𝑧) = ∑(1,2,4,7) using that 0 0 1
multiplexer. 0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Table 2.5

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 42
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Procedure:
➢ Draw the circuit that implement f(x,y,z) using 74LS151.

➢ Write SystemVerilog code describe IC multiplexer 74LS151 operation.

➢ Using above multiplexer, write SytemVerilog code implementing Boolean function
𝑓 (𝑥, 𝑦, 𝑧) = ∑(1,2,4,7):
o Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively
o Pin f assigned to LEDG0
o Call IC 74LS151 as a submodule.
➢ Synthesize the SystemVerilog design and take note the output in the fsim column in

Table 2.5. (Insert a photo demonstrating simulation results)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 43
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

➢ Students view the result of the circuit (Tool → Netlist Viewer → RTL Viewer). Is this
result similar to the logic gate diagram drawn above? Exlain.

(RTL viewer result)

➢ Download the code to DE2 Kit. Does the design perform exactly as required? Take
note the results in f Kit column of Table 2.5.

(Project demonstration on DE2 kit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 44
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

EXPERIMENT 5
Objectives: Write SystemVerilog code to describe IC x y z f fsim fKit
Decoder 74LS138. 0 0 0
Implement function 𝑓 (𝑥, 𝑦, 𝑧) = ∑(0,2,5,7) using that 0 0 1
decoder. 0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Table 2.6

Procedure:
➢ Draw the circuit that implement f(x,y,z) using 74LS138.

➢ Write SystemVerilog code describe IC decoder 74LS138 operation.

➢ Using above multiplexer, write SytemVerilog code implementing Boolean function
𝑓 (𝑥, 𝑦, 𝑧) = ∑(0,2,5,7):
o Pins x, y, z assigned to SW2, SW1, SW0 and LEDR2, LEDR1, LEDR0
respectively
o Pin f assigned to LEDG0
o Call IC 74LS138 as a submodule.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 45
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

➢ Synthesize the SystemVerilog design and take note the output in the fsim column in

Table 2.5. (Insert a photo demonstrating simulation results)

➢ Students view the result of the circuit (Tool → Netlist Viewer → RTL Viewer). Is this
result similar to the logic gate diagram drawn above? Exlain.

(RTL viewer result)

➢ Download the code to DE2 Kit. Does the design perform exactly as required? Take
note the results in f Kit column of Table 2.5.

(Project demonstration on DE2 kit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 46
 Lab 2: Implementation of Boolean function with logic gates and functional ICs on FPGA

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 47
 Lab 3: Combinational Circuit – Sequential Circuit Design

LAB 3: COMBINATIONAL CIRCUIT

AND SEQUENTIAL CIRCUIT DESIGN
Student’s name: Class:
Student ID: Date:

A. PRELAB

Question 1: Design Full Adder block.

A full adder is a combinational circuit that performs the arithmetic sum of three input bits. It consists of three
inputs and two outputs. Two of the input variables, denoted by A and B, represent the two significant bits to
be added. The third input, Ci (input carry), represents the carry from previous lower significant position. Two
outputs are S (Sum) and Co (output carry).
Truth table: Logic Diagram:
A B Ci S Co

Table 3.1 The truth table of the Full Adder

Implement Full Adder on breadboard using logic gates.

List all required ICs:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 48
 Lab 3: Combinational Circuit – Sequential Circuit Design

Application Circuit:
GND

+5V

8
14

13

12

11

10

14

13

12

11

10

14

13

12

11

10
1 2 34

ON
1

7
GND
+5V

Question 2: Design a 4 bit full adder/full subtractor circuit using IC 74LS283. The circuit has three inputs: Sel
(1bit), A (4bit) và B (4bit) and 2 outputs: S (4bit), Cout (1bit).
- When Sel = 0, S = A + B
- When Sel = 1, S = A – B
74LS283 is an IC 4-bit ripple-carry adder. It adds two 4-bit binary numbers [A (A4A3A2A1) and B
(B4B3B2B1)] and a carry in bit (Cin). It is composed of four fulladders. The augend’s bits of “B” are
added to the addend bits of “A” respectfully of their binary position. Each bit addition produces a sum (S)
and a carry out (Co). The carry out is then transmitted to the carry in (Ci) of the next higher-order bit. The
final result produces a sum of four bits S (S4S3S2S1) plus a carry out (Cout) bit.

Figure 3.1: 4-bit parallel adder

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 49
 Lab 3: Combinational Circuit – Sequential Circuit Design

Figure 3.2: IC 74LS283 – pin diagram

Draw logic diagram and show how to design: 4-bit parallel adder

List all required IC to implement 4-bit parallel adder circuit:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 50
 Lab 3: Combinational Circuit – Sequential Circuit Design

Application circuit:

Question 3: Design 0 →7 up counter, using IC D-FF 74LS74

Asynchronous counters are counters that are configured such that all flip-flops are not triggered
simultaneously by a common clock. Since each flip-flop in the counter is triggered by the flip-flop in
series before it, these counters are also referred to as ripple counters. There are many types of
asynchronous counters. An UP counter counts in an ascending sequence while a DOWN counter counts
in a descending sequence. A counter can also count UP and DOWN on command; such a counter is known
as an UP/DOWN counter.

Figure 3.3: Schematic symbol and Function symbol of IC 74LS74

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 51
 Lab 3: Combinational Circuit – Sequential Circuit Design

Logic diagram of 0 – 7 up counter:

Application circuit:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 52
 Lab 3: Combinational Circuit – Sequential Circuit Design

Question 4: Design sequential circuit for the state diagram in Figure 3.4:
State table:

TT hiện tại Ngõ vào TT kế tiếp

S1 S0 X S1+ S0+
A 0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 1
Table 3.2
Figure 3.4
Logic diagram:
S1+ = ; S0+ =

Required ICs:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 53
 Lab 3: Combinational Circuit – Sequential Circuit Design

Application circuit:

GND

+5V

8
14

13

12

11

10

14

13

12

11

10

14

13

12

11

10
1 2 34

ON
1

7
GND
+5V

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 54
 Lab 3: Combinational Circuit – Sequential Circuit Design

B. LAB MANUAL:

I. OBJECTIVES

➢ Design 4-bit parallel adder/subtractor using IC 74LS283.

➢ Know how to design combinational circuit and sequential circuit.
II. PREPARATION

Students have to complete Prelab before class. Students without lab preparation won’t
be allowed to join in the class..
III. LAB INSTRUCTIONS
EXPERIMENT 1
Objective: Using logic gates, design Full Adder circuit.
Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs) : 74LS86, 74LS08, 74LS32
- Connection wires.
Procedure:
➢ Logic diagram:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 55
 Lab 3: Combinational Circuit – Sequential Circuit Design

➢ Application circuit:

GND

+5V

8
14

13

12

11

10

14

13

12

11

10

14

13

12

11

10
1 2 34

ON
1

7
GND
+5V

➢ Construct the circuit and apply the power.

➢ Apply all possible combinations to the inputs of the circuit and experimentally
obtain the output values given in Table 3.3 and take note of the outputs in the Table.
INPUTS OUTPUTS
A B Ci S Co

Table 3.3

EXPERIMENT 2
Objectives: Design a 4 bit full adder/full subtractor circuit using IC 74LS283. The circuit has three inputs:
Sel (1bit), A (4bit) và B (4bit) and 2 outputs: S (4bit), Cout (1bit).
- When Sel = 0, S = A + B
- When Sel = 1, S = A – B
Equipments:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 56
 Lab 3: Combinational Circuit – Sequential Circuit Design

- Analog Discovery Studio

- Integrated Circuits (ICs) : IC 74LS283, 74LS86
- Connection wires.
Procedure:
➢ Logic diagram:

➢ Application circuit:

➢ Construct the circuit and apply the power. Apply all possible combinations to the

inputs (A4 A3 A2 A1 B4 B3 B2 B1) of the circuit and experimentally obtain the

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 57
 Lab 3: Combinational Circuit – Sequential Circuit Design

output values given in Table 3.4 and take note of the outputs (Cout S4 S3 S2 S1) in
the Table 3.4:
A Số A Số B B Ngõ ra (base
S (base (base
10)
10) 10)
A4 A3 A2 A1 B4 B3 B2 B1 Cout S4 S3 S2 S1
0 10 1 0 1 0 1 0 1 1 11
0 14 1 1 1 0 1 0 1 0 10
0 12 1 1 0 0 0 1 0 0 4
0 5 0 1 0 1 0 0 1 1 3
0 4 0 1 0 0 0 1 0 1 5
0 13 1 1 0 1 1 1 0 1 13
0 6 0 1 1 0 1 0 0 1 9
0 2 0 0 1 0 1 0 0 0 8
0 1 0 0 0 1 0 0 1 0 2
0 7 0 1 1 1 0 0 0 1 1
0 15 1 1 1 1 0 1 1 0 6
0 9 1 0 0 1 1 1 1 1 15
1 10 1 0 1 0 1 0 1 1 11
1 14 1 1 1 0 1 0 1 0 10
1 12 1 1 0 0 0 1 0 0 4
1 5 0 1 0 1 0 0 1 1 3
1 4 0 1 0 0 0 1 0 1 5
1 13 1 1 0 1 1 1 0 1 13
1 6 0 1 1 0 1 0 0 1 9
1 2 0 0 1 0 1 0 0 0 8
1 1 0 0 0 1 0 0 1 0 2
1 7 0 1 1 1 0 0 0 1 1
1 15 1 1 1 1 0 1 1 0 6
1 9 1 0 0 1 1 1 1 1 15
Table 3.4

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 58
 Lab 3: Combinational Circuit – Sequential Circuit Design

EXPERIMENT 3
Objectives: Examination of D Flipflop – IC 74LS74.
Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs) : 74LS74.
- Connection wires.
Preliminary information: The schematic symbol and the function table of 74LS74 dual rising
edge triggered D flip-flops is shown in Fig. 3.5.

Figure 3.5 The schematic symbol and the function table of 74LS74 dual rising edge triggered
D flip-flops.
Procedure:
➢ Logic diagram:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 59
 Lab 3: Combinational Circuit – Sequential Circuit Design

➢ Application circuit:

➢ Construct the circuit and apply the power.

➢ Apply first the following Preset, Clear, D and then the CLK to the inputs of the circuit,
given in Table 3.5 (follow the given inputs from top to down) and experimentally obtain
the output values and take note of the outputs in the Table.
Notes: Output status changes only when rising edge clock appears. Rising edge clock
is created when you turn the switch from level 0 to level 1.
ASYNCHRONOUS INPUTS SYNCHRONOUS INPUTS OUTPUTS
COMMENT
PRESET CLEAR D CLK Q Q’
0 0 X X
1 0 X X
0 1 X X
1 1 0 0
1 1 1 0
1 1 0 1
1 1 1 1
1 1 0 ↓
1 1 1 ↓
1 1 0 ↑
1 1 1 ↑
Table 3.5

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 60
 Lab 3: Combinational Circuit – Sequential Circuit Design

EXPERIMENT 4
Objectives: Design 0 →7 up counter, using IC D-FF 74LS74.
Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs) : 74LS74.
- Connection wires.
Procedure:
➢ Logic diagram:

➢ Application circuit:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 61
 Lab 3: Combinational Circuit – Sequential Circuit Design

➢ Construct the circuit and apply the power. In the beginning of the experiment, connect
the Clock to a switch.

➢ Set the input A = 0 and B = 1, note the result:

➢ Set the input A = 1 and B = 0, note the result:

➢ Set A = B = 1, supply Clock signal using Digital Pattern Generator. Set the parameter
as below:

- Click to Add channels → Signal → DIOx (x: 0 – 15)

- Output: PP (Push – Pull)
- Type: Clock
- Parameter1: change the frequency from 1Hz, 10Hz and 100Hz,… and observe the
operation of the counter. After which frequencies you cannot observe the changing
of count values by your eyes.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 62
 Lab 3: Combinational Circuit – Sequential Circuit Design

EXPERIMENT 5
Objectives: Design sequential circuit for the state
diagram in Figure 3.6.
Equipments:
- Analog Discovery Studio
- Integrated Circuits (ICs) : 74LS74, 74LS08,
74LS32.
- Connection wires.
Procedure:
➢ Logic diagram: Figure 3.6

➢ Application circuit:

GND

+5V
9

8
14

13

12

11

10

14

13

12

11

10

14

13

12

11

10

1 2 34

ON
1

GND
+5V

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 63
 Lab 3: Combinational Circuit – Sequential Circuit Design

➢ Construct the circuit and apply the power.

➢ Reset the state machine to put it in state A.

Connect the Clock and input X to two DIOs of Analog Discovery Kit and set them as
a switch. Move the switch X to either on or off position according to the table, turn on
the switch and then turn off to make a pulse into CLK input

➢ Complete the table below to show the states corresponding to the given input sequence:

Input 0 1 1 0 0 0 1

State A

Verify that this sequence follows the transitions as dictated by the state transition table
in Figure 3.6.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 64
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

LAB 4: IMPLEMENTATION OF BASIC

COMBINATIONAL AND SEQUENTIAL
LOGIC CIRCUITS ON FPGA
Họ và tên: Lớp TN:
MSSV: Ngày:

A. PRELAB
PREPARATION 1
Objectives: Describe Full Adder circuit using SystemVerilog.
Read the following program.
module FA_ex1(
input A,
input B,
input Ci,
output S,
output Co);

assign S = A ^ B ^ Ci;
assign Co=(A&B)|(A&Ci)|(B&Ci);
Figure 4.1: Full Adder
endmodule
➢ Compile the above program and simulate the output waveform in all cases of the input.
Capture the output waveform..

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 65
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

PREPARATION 2
Objective: Describe 4-bit adder/subtractor using SystemVerilog.
Design 4-bit adder/subtractor which has 2 inputs A and B respectively, 1 output S and the flags
Ci and Co. Its operation depends on the input sel:
o sel=0: S = A + B
o sel=1: S = A - B

Students write the SystemVerilog code that performs the operation of the combinational circuit
in two methods:
- Method 1: Instantiate Full Adder module (using preparatory lesson 1).

Hint:
wire wire0,wire1,wire2
FA_ex1 u0(.Ci(0),.A(A[0]),.B(B[0]),.S(S[0]),.Co(wire0));
FA_ex1 u1(.Ci(wire1),.A([1]),.B([1]),.S(S[1]),.Co(wire1));
…

- Method 2: Write SystemVerilog code using data flow model.

Hint:
always@(*) assign S=(sel)?A+B:A-B;
if (sel)
…
else
…

➢ Compile the above program and simulate the output waveform in all cases of the input.
Capture the output waveform.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 66
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

PREPARATION 3
Objective: Design the combinational circuit that decodes BCD numbers to common anode 7-
segment LED codes.
Complete the truth table of the decoder circuit:
I3 I2 I1 I0 g f e d c b a
0 0 0 0 1 0 0 0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0 Figure 4.2 Common anode 7-segment
1 0 0 1 LED
1 0 1 0 (source: internet)

1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
Table 4.1

➢ Write SystemVerilog code that describe the decoder.

Hint: Use case statement….

input [3:0]I;
always@(*) begin
case(I)
4’b0000: out <= 7’b1000000;
4’b0001: out <= …
…
endcase;
end
➢ Compile the above program and simulate the output waveform in all cases of the input.
Capture the output waveform.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 67
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

PREPARATION 4
Objective: Design a circuit that converts a pulse of frequency 50 MHz to a pulse of frequency 1
Hz.
Gợi ý:
- A pulse of frequency 50MHz will make 50 000 000 oscillations in 1s. (1 oscillation consists
of 1 high-level and 1 low-level).
- A pulse with a frequency of 1Hz will make 1 oscillation in 1s.
- Applying the principle of the counter circuit, the circuit receives an input pulse of 50MHz,
when the input pulse counts 25 000 000, that will reverse the state of the output pulse.

Hint:
integer i=0;
reg temp=0;
always_ff@(posedge clk)
begin
i = i + 1;
if (i == 25 000 000) begin
out = ~ out;
i = 0;
end
end

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 68
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Compile the above program and simulate the output waveform in all cases of the input.
Capture the output waveform.

PREPARATION 5
Objective: Describe a state machine using systemverilog.
➢ Draw a state machine for the requirement in experiment 5 of Lab 4. Students explain the
meaning of states and encode the state into a bit string.
➢ Students design the state machine above using systemverilog language. (Refer to the
program below.) Assume the state machine have :
o Input: X (1 bits)
o Output: Y (1 bits)

There are 4 states: S0 (00), S1 (01), S2 (10), S3(11)

FSM code:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 69
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

input X; // Input declaration

input clk; // Clock declaration
output reg [1:0]Y; // Output declaration
parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11; //State definition
reg [1:0]pre_state, next_state; //State register
// Synchronous State-Transition always@(posedge Clock) block
always@(posedge clk) begin
if (rst) begin
pre_state <= S0;
end
else
pre_state <= next_state;
end
// Conditional State Transition always@(pre_state or X) block
always@(pre_state or X) begin
case(pre_state)
S0: if (X) next_state <= S1;
else next_state <= S0;
S1: if (!X) next_state <= S2;
else next_state <= S0;
S2: if (!X) next_state <= S3;
else next_state <= S2;
S3: if (!X) next_state <= S0;
else next_state <= S3;
endcase;
end

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 70
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

// Output Logic depending on the state

always@(*) begin
case (pre_state)
S0: Y <= 2'b00;
S1: Y <= 2'b10;
S2: Y <= 2'b11;
S3: Y <= 2'b01;
endcase;
end

➢ Compile the above program. Then, students simulate the output waveform in all cases
of the input. Capture the output waveform.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 71
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

B. LAB MANUAL

I. OBJECTIVES

- Understand how to use FPGA kits, programming software.

- Understand how to design a basic combinational and sequential logic circuits on FPGA.
- Understand the process of describing hardware on FPGAs.

II. PREPARATION:

- To prepare well for the test, students MUST read Appendix 1 first and complete the steps
of Sample lab in Appendix 2, and submit it with Prelab 4 before entering class.
- Students must complete and submit Prelab 4 before entering class.
- Students read the appendix and the Kit DE2 Manual to understand how to use the DE2
Kit, wiring, peripherals, and how to use Quartus software to simulate and synthesize
circuits. Students refer to the documentation to understand how to write hardware
designs in the SystemVerilog language.

III. LAB INSTRUCTIONS

EXPERIMENT 1
Objective: Design the combinational circuit that calculates the absolute value of a 4-bit number
(the input is A, the output is S).
➢ Students draw the logic gate diagram of the circuit to be designed

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 72
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students write the SystemVerilog code to perform the function's circuit as instructed
from Prelab with the pin assignment as follows:
o Pins A[3:0] assigned to SW[3:0]
o Pins S[3:0] assigned to LEDR[3:0].

➢ Students compile the above program. Then, students simulate the output waveform in all
cases of the input. Capture the output waveform.
(Insert a photo demonstrating that the student has simulated the circuit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 73
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students view the results (Tool → Netlist Viewer → RTL Viewer) of the circuit.

➢ Students download the code to the DE2 Kit.

(Insert a photo proving that the student has uploaded the Kit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 74
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

EXPERIMENT 2
Objective: Design the combinational circuit that implements the ALU
The ALU calculates two 4-bit numbers (the two inputs are A and B respectively, the output is
S, the flags are Ci and Co) through the 2-bit input: Sel.

- If Sel=00: S=A+B

- If Sel=01: S=A-B

- If Sel=10: S=A AND B

- If Sel=11: S=A OR B

➢ Students write the SystemVerilog code to perform the function's circuit as instructed
from Prelab with the pin assignment as follows:

o Pins A[3:0] assigned to SW[3:0]

o Pins B[3:0] assigned to SW[7:4]

o Pins Ci assigned to SW[8]

o Pins S[3:0] assigned to LEDR[3:0]

o Pins Co assigned to LEDR[4]

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 75
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students compile the above program. Then, students simulate the output waveform in all
cases of the input. Capture the output waveform.
(Insert a photo demonstrating that the student has simulated the circuit).

➢ Students view the results (Tool → Netlist Viewer → RTL Viewer) of the circuit..

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 76
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students download the code to the DE2 Kit.

(Insert a photo proving that the student has uploaded the Kit)

EXPERIMENT 3
Objective: Design a 3-bit down counter circuit.
The count value changes every 1s. The output is connected to a common anode 7-segment LED.
In addition, the counter has an RST pin (active high) used to reset the counter state to 0.

Hint:

- The clock signal is generated from the frequency divider from 50MHz to 1Hz.

- Students use the 7-segment LED decoder module in PRELAB, connecting the output of
the counter to the input of the module.

➢ Students draw the logic gate diagram of the circuit to be designed

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 77
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students write the SystemVerilog code to perform the function's circuit as instructed
from Prelab with the pin assignment as follows:

o 7-segment LED ouput assigned to HEX[0]

o Pins RST assigned to SW[0]

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 78
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students compile the above program. Then, students simulate the output waveform in all
cases of the input. Capture the output waveform.
(Insert a photo demonstrating that the student has simulated the circuit)

➢ Students view the results (Tool → Netlist Viewer → RTL Viewer) of the circuit.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 79
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students download the code to the DE2 Kit.

(Insert a photo proving that the student has uploaded the Kit)

EXPERIMENT 4
Objective: Design a 4-bit up counter circuit from 5 to 14.
The count value changes every 1s. The output is connected to a common anode 7-segment LED.
In addition, the counter has an RST pin (active high) used to reset the counter state to 0.

Hint:

- The clock signal is generated from the frequency divider from 50MHz to 1Hz.

- Students use the 7-segment LED decoder module in PRELAB, connecting the output
of the counter to the input of the module.

- Students need to write a 4-bit binary to BCD converter module.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 80
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students draw the logic gate diagram of the circuit to be designed

➢ Students write the SystemVerilog code to perform the function's circuit as instructed
from Prelab with the pin assignment as follows:

o Two 7-segment LED outputs assigned to HEX [1], HEX[0]

o Pins RST assigned to SW[0]

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 81
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students compile the above program. Then, students simulate the output waveform in all
cases of the input. Capture the output waveform.
(Insert a photo demonstrating that the student has simulated the circuit)

➢ Students view the results (Tool → Netlist Viewer → RTL Viewer) of the circuit.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 82
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students download the code to the DE2 Kit.

(Insert a photo proving that the student has uploaded the Kit)

EXPERIMENT 5
Objective: Design a sequential circuit has 1 input (X) and 1 output (Z). Output Z = 1 if the total
number of bit 1 received is divisible by 3 (0, 3, 6, 9, … are numbers divisible by 3 ) and the total
number of 0 bits received is an even number (greater than 0).
Note:

- Students design a sequential circuit according to Mealy or Moore type state machines.

- The clock signal is generated from the frequency divider from 50MHz to 1Hz.

➢ Students draw the logic gate diagram of the circuit to be designed

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 83
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students write the SystemVerilog code to perform the function's circuit as instructed
from Prelab with the pin assignment as follows:

o Input X assigned SW[0]

o Output Z assigned to LEDR[0]

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 84
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students compile the above program. Then, students simulate the output waveform in all
cases of the input. Capture the output waveform.
(Insert a photo demonstrating that the student has simulated the circuit)

➢ Students view the results (Tool → Netlist Viewer → RTL Viewer) of the circuit.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 85
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students download the code to the DE2 Kit.

(Insert a photo proving that the student has uploaded the Kit)

EXPERIMENT 6
Objective: Describe FSM using SystemVerilog.
An automatic pet food and water supply system with 2 inputs are 2 push buttons RED, BLUE;
and 2 outputs are FOOD, WATER signals to activate the food and water

• RED button (R signal, pressing R=1, otherwise R=0): when the animal needs to eat,
press the RED button 3 times. Then signal F (FOOD) = 1 to activate the food supply
machine.
• BLUE button (signal B; pressing B=1, otherwise B=0): when the animal wants to
drink, press the BLUE button 2 times. Then signal W (WATER) = 1 to activate the
water supply machine.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 86
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

Note:

- Students design a sequential circuit according to Mealy or Moore type state machines.

- The clock signal is generated from the frequency divider from 50MHz to 1Hz

- When the signal F or W is equal to 1, if any button is pressed, the system will return to
the reset state.

- At each time, there is only 1 button pressed.

- Buttons need to be operated consecutively, if there is 1 button in the wrong sequence,

the state machine will return to the original state. (e.g. when the buttons are pressed in
sequence (RED, RED, BLUE), the state machine returns to the reset state).

➢ Students draw block diagram (state machines)

➢ Students write the SystemVerilog code to perform the function's circuit as instructed
from Prelab with the pin assignment as follows:

o Input RED and BLUE assigned SW[1:0]

o Output FOOD and WATER assigned to LEDR[1:0]

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 87
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students compile the above program. Then, students simulate the output waveform in all
cases of the input. Capture the output waveform.
(Insert a photo demonstrating that the student has simulated the circuit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 88
 Lab 4: Implementation of combinational circuit and sequential circuit on FPGA.

➢ Students view the results (Tool → Netlist Viewer → RTL Viewer) of the circuit.

➢ Students download the code to the DE2 Kit.

(Insert a photo proving that the student has uploaded the Kit)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 89
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

LAB 5: CIRCUIT IMPLEMENTATION

ON BREADBOARD AND
COMMUNICATION WITH FPGA
Student’s name: Class:
Student ID: Date:

A. PRELAB
Part I: Creating a 1 Hz Clock for the DE 2 Kit
Kit DE2 CLOCK_50 pin is connected to a source of 50 MHz clock on the PCB. If connect the
design to this pin, you get this clock speed (Oscillate 50 million times in 1 second). In more common
real world applications , sometimes we need changes at 1 time per second (Clock 1 Hz).
To generate 1 Hz Clock on Kit DE2, as studied in LAB 4, you need to load a register with a value
of 50 million, then decrease the register value each clock. Use a flag to compare the register value with
zero, we now know when the register oscillated for 50 million times (or 1 second in this scenario). The
flag is our 1 Hz clock.
Requirement: Write SystemVerilog code for 1 Hz Clock Generator module which blinks LEDR0
on Kit De2 every 1 second.
Example System Verilog code for this module :
// Ho Chi Minh University of Technology

// Faculty of Electrical & Electronics Engineering

// Department of Electronics

// EE1016 - EE1010 : Ky Thuat So

//

// Lab 5 : Thiet ke he thong den giao thong

// Thuc hien giao tiep DE2 - GPIO - Breadboard - ICs/LEDs/LCDs

// Module change 50 MHz to 1 sec

//

///////////////////////////////////////////////

module secgen (

input clk,

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 90
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

input rst,

output sec

);

///////////////////////////////////////////////

parameter CLKCONST = 50000000; //clock 50 MHz

///////////////////////////////////////////////

reg [25:0] temp; // 26-bit 67M

wire tmpzr;

assign tmpzr = temp == 0;

always_ff @(posedge clk) begin

if (rst)

temp <= CLKCONST; //50M

else if (tmpzr)

temp <= CLKCONST;

else

temp <= temp - 1;

end

assign sec = tmpzr;

endmodule

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 91
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Part II: State machine for Traffic lights control manual mode

Draw the state machine for Traffic lights control manual mode. Read the requirement for
Experiment 1 Lab 5.

Requirements: Students should refer to the topic and draw the state machine for the main controller
of this system:

Part III: State machine for Traffic lights control Autonomous mode

Draw the state machine for Traffic lights control Autonomous mode. Read the requirement for
Experiment 2 Lab 5.

Requirements: Students should refer to the topic and draw the state machine for the main controller
of this system:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 92
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Part IV: GPIO Components of the DE2 Kit

Students refer to the DE2 Terrasic kit datasheet and learn the order of GPIO_0 and GPIO_1 pins,
how to install LEDs to GPIO_0 of the DE2 kit.

Requirements: Students draw how to connect the circuit with GPIO_0 of Kit DE2 to LED (note
the aesthetics) and resistors

Part V: 7 segment LED 5161BS

Students refer to datasheet IC led 7 segment 5161BS (For Common Anode LED)

Requirements: Students draw how to connect the GPIO_0 of Kit DE2 to 7-segment LED (note the
aesthetics)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 93
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Part VI: 74LS47 7-segment led decoding IC

Students refer to datasheet IC decoding 7-segment led 74LS47 (For LED Common Anode)

Requirements: Students draw how to install the circuit connecting GPIO_0 of Kit DE2 to IC 74LS47
to 7-segment LED (note the aesthetics)

Part VII: 16x2 . LCD interface

Students need to refer to the 16x2 LCD datasheet, most of which use the HD44780 control chip with
the following pinout:

Figure 5.1 LCD 16 x 2

LCD requires students to send Hex codes in the form of commands, which include the HEX
code to start and the HEX Code to write / erase content.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 94
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Figure 5.2 Commands for 16x2 LCD module

The 16×2 LCD module has a preset command instruction set. Each command will make the module
perform a specific task. Commonly used commands and their functions are given in the table below

Command Function
0F LCD is on, pointer is on, pointer is
blinking on
01 Clear full screen
02 Return to home screen
04 Cursor reduction
06 Increment pointer
0E Screen on, cursor blinking off

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 95
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

80 Returns the cursor to the first

position of row 1
C0 Returns the cursor to the first
position of row 2
38 Using 2 rows and a 5x7 matrix
83 Row pointer 1 position 3
3C Enable second line
08 Turn off the display and pointer
C1 Jump to line 2 position 1
OC Turn on the display, turn off the
cursor
C2 Jump to row 2, position 2
Table 5.1 Command instruction set of LCD 16 x 2 module

Initialize LCD
The steps that must be taken to initialize the LCD are given below and these steps are
common for most applications.
B1: Send 38H to 8-bit data line for initialization
B2: Send 0FH to turn on the LCD, the cursor is ON and the cursor is blinking ON.
B3: Send 06H to increase the cursor position.
B4: Send 01H to clear the screen and return the cursor.

Input data to LCD

The steps to send data to the LCD module are given below. The LCD module has RS,
R/W, and E pins. It is the logic state of these pins that causes the module to determine
whether a given data input is a command or data to be displayed.
Set R/W low.
Set RS=0 if data byte is command and make RS=1 if data byte is data to be displayed.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 96
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Put the data byte on the data register.

Pulse E from high to low.
Repeat the above steps to send other data.
Alphanumeric symbols can refer to the ASCII code table

Requirements: Students learn the meaning of LCD pins. Students write SystemVerilog
hardware code with the function of loading the LCD with the words "Chuan bi TN5"
Refer to the example LCD module:
///////////////////////////////////////////////

// Ho Chi Minh University of Technology

// Faculty of Electrical & Electronics Engineering

// Department of Electronics

// EE1016 - EE1010 : Ky Thuat So

//

// Lab 5 : Thiet ke he thong den giao thong

// Thuc hien giao tiep DE2 - GPIO - Breadboard - ICs/LEDs/LCDs

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 97
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

// module simple lcds

//

///////////////////////////////////////////////

module lcddisp_ex(

input clk,

output reg lcd_e, lcd_rs,

output reg [7:0] data

);

//////////////////////////////////////////////////////

//preset lcd write

integer j = 1;

reg [7:0] Datas [1:15];

always @(posedge clk) begin

Datas[1] = 8'h38; //-- control instruction : configure - 2 lines, 5x7 matrix --

Datas[2] = 8'h0C; //-- control instruction : Display on, cursor off --

Datas[3] = 8'h06; //-- control instruction : Increment cursor : shift cursor to

right --

Datas[4] = 8'h01; //-- control instruction : clear display screen --

Datas[5] = 8'h80; //-- control instruction : force cursor to begin at first

line --

Datas[6] = 8'h54; //-- T --

Datas[7] = 8'h68; //-- h --

Datas[8] = 8'h69; //-- i --

Datas[9] = 8'h20; //-- --

Datas[10] = 8'h4E; //-- N --

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 98
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Datas[11] = 8'h67; //-- g --

Datas[12] = 8'h68; //-- h --

Datas[13] = 8'h69; //-- i --

Datas[14] = 8'h65; //-- e --

Datas[15] = 8'h6D; //-- m --

end

///////////////////////////////////////////////////////////

integer i = 0; //

always @(posedge clk) begin

//-- Delay for writing data

if (i <= 1000000) begin

i = i + 1; lcd_e = 1;

data = Datas[j];

end

else if (i > 1000000 & i < 2000000) begin

i = i + 1; lcd_e = 0;

end

else if (i == 2000000) begin

j = j + 1; i = 0;

end

else i = 0;

//-- LCD_RS signal should be set to 0 for writing commands and to 1 for writing data

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 99
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

if (j <= 5 )

lcd_rs = 0;

else if (j > 5 & j< 18)

lcd_rs = 1;

else if (j == 18)

lcd_rs = 0;

else if (j > 27) begin

lcd_rs = 1;

j = 5;

end

else

lcd_rs = 1;

//else if (j > 27) begin

// lcd_rs = 1;

/// j = 5;

//end

end

endmodule

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 100
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Student write their own LCD module accroding to Experiment 3 Lab 5.

In addition, with the Contrast Voltage pin, students need to install a rheostat to adjust. Students
redraw the circuit diagram connecting GPIO to LCD.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 101
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Part VIII: Example Circuit

Example circuit of the experiment result, student could take these pictures as an advice.

Figure 5.3 Image wallet example 1

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 102
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Figure 5.4 Image wallet example 2

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 103
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

B. LAB MANUAL
I. OBJECTIVES:
- Apply theory to design in practice.
- Combines knowledge of hardware description languages and digital circuits.
II. LAB PREPARATION:

- Complete all tests 1, 2, 3, 4.

- Complete Pre-Lab 5
III. LAB INSTRUCTION:
EXPERIMENT 1

Target: Design a manually controlled traffic light system

Request: Design a traffic light system for an intersection with the following parameters:

Input (input):

- Buttons include:

o 1 RESET button. (Use Key0 button on Kit De 2)

o 1 Switch to change the direction the vehicle is moved (Use SW1 button on
Kit De 2)

Output (output):

- Students use Expansion Header output on Kit De 2 (using GPIO_0) to connect to the
following components:

- Two luminaires (The other two facing each other are optional) including:

o 1 Led 7 segments to count seconds

o 1 Red Led

o 1 Green Led

o 1 Yellow Led

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 104
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

Operation Description:

- After RESET, the traffic light system automatically operates in the mode

- In control mode:

o The direction the vehicle is allowed to move will light up in green

o The other direction is red light

o All counter lights show 9 seconds and do not change value

- When the vehicle direction changes (in control mode)

o The direction the vehicle was previously moved changes from green to
yellow, the countdown light shows 3 seconds and counts down to 0 and then
turns to red.

o The other direction keeps the red light until the previous direction turns red,
the countdown time from 3 seconds counts down to 0.

o At this time, the direction is changed to green light. All counter lights show 9
seconds and do not change value.

Test:

Students use the De 2 kit with the SystemVerilog hardware description language for the above
hardware description circuit, connecting from GPIO 0 to the breadboard to represent the light
system. The system of buttons, switches used on the kit as required for the topic.

o Students redraw the block diagram of hardware design

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 105
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o Students redraw the assembled circuit principle diagram (From GPIO to

components on Breadboard)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 106
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o Students redraw the FSM of the manual control system

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 107
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o Rewrite the SystemVerilog wrapper (top_level) of the design

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 108
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o Students present the results of their activities when program to the DE 2

Kit (image)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 109
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

EXPERIMENT 2

Target: Design automatic traffic light system, two modes

Request:
Design a traffic light system for an intersection with the following parameters:
Input (input):
- Buttons include:
o 1 RESET button. (Use Key0 button on Kit De 2)
o 1 Switch between auto and control mode (Use SW0 on Kit De 2)
o 1 Switch to change the direction the vehicle is moved (Use SW1 button on
Kit De 2)
Output (output):
- Replace connection between GPIO_0 Kit De 2 to 7-segment Led to Connect from
GPIO_0 Kit De 2 to IC 74LS47 to 7-segment Led.
Operation Description:
- After RESET, the traffic light system automatically operates according to the
mode set to SW0.
- Control mode as experiment 1
- In automatic mode:
o In each direction, the car moves in turn
o The direction to be moved has a green light within 5 seconds count down
to 0, change to yellow light and from 2 seconds count down 0. At this time,
the direction turns to red light, countdown time 9 counts down to 0.
o The other direction displays a red light and the countdown time 9 counts
down to 0 (The other direction coincides with the red light for 1 second)
and turns to green within 5 seconds of counting down to 0, turning to
yellow and from 2 seconds count down to 0. And so on.
Note:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 110
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

The time in the request is for reference only, students use and apply the counting method so
that the system works properly.
Test:
Students use the De 2 kit with the SystemVerilog hardware description language for the
above hardware description circuit, connecting from GPIO 0 to the breadboard to represent
the light system. The system of buttons, switches used on the kit as required for the topic.
o Students redraw the block diagram of hardware design

o Students redraw the assembled circuit principle diagram (From GPIO to

components on Breadboard)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 111
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o Students redraw the FSM of the automatic control system

o Rewrite the SystemVerilog wrapper (top_level) of the design

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 112
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o Students present the results of their activities when program to the DE 2

Kit (image)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 113
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

EXPERIMENT 3

Target: Design an automatic, two-mode traffic light system as above using IC 74LS47 with
an LCD advertising board placed at the corner of the intersection.
Request:
- Students connect the 16 x 2 LCD module using GPIO_1 to the breadboard, display
the ad "Thi Nghiem 5 KTS" in row 1, "BM Dien Tu DHBK" in row 2.

Test:
Students use the De 2 kit with the SystemVerilog hardware description language for the
above hardware description circuit, connecting from GPIO 0 to the breadboard to represent
the light system. The system of buttons, switches used on the kit as required for the topic.
o Students redraw the block diagram of hardware design

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 114
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o Students redraw the assembled circuit principle diagram (From GPIO to

components on Breadboard)

o Rewrite the SystemVerilog wrapper (top_level) of the design

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 115
 Lab 5: Circuit implementation on breadboard and communication with FPGA.

o How is the description hardware LCD communication with SystemVerilog

done? Rewrite the SystemVerilog code for LCD communication.

o Students present the results of their activities when program to the DE 2

Kit (image)

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 116
 Appendix 1: Quartus and Ubuntu Installation on Windows.

APPENDIX 1: QUARTUS AND UBUNTU

INSTALLATION ON WINDOWS

A. UBUNTU INSTALLATION ON WINDOWS:

I. Download and install Xming and WSL2:

Download and install Xming:

Xming is X Server on Windows operating system, used to run Linux applications on
Windows.
Xming download link: [Link]
Download WSL2 Kernel: (only do this step if the computer uses Windows 11 operating
system)
WSL2 Kernel is a tool that allows users to run Linux in Windows.
Link download:
[Link]

II. Install Ubuntu on Windows:

Step 1: Turn on Windows Subsystem for Linux

- Open Control Panel ➔Programs and

Features ➔“Turn Windows features
on or off”.
- Select “Windows Subsystem for
Linux, Virtual Machine Platform”
- For Windows 11, install WSL2
Kernel.
- Restart Windows.

Figure Appendix 1.1 “Turn Windows features on or off”

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 117
 Appendix 1: Quartus and Ubuntu Installation on Windows.

Step 2: Open Windows Store Find and Install Ubuntu 22.04.1 LTS

Figure Appendix 1.2 Windows Store

Figure Appendix 1.3 Starting Ubuntu

- Boot Ubuntu 22.04.1 LTS

- Set Username and Password. Note: the password will NOT be displayed on the
screen.

Figure Appendix 1.4 Setting UNIX username and password

- Determine the working directory of Ubuntu in Windows:enter command cd ~;

[Link] . .In the home directory , find a folder named username set; Right
click on this folder, select Pin to Quick Access . All files and folders created in
Ubuntu are stored in the username folder.

Bước 3: Download the following file ([Link]) and save it in a folder named username set:
[Link]
ing

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 118
 Appendix 1: Quartus and Ubuntu Installation on Windows.

Figure Appendix 1.5 Position of “install203” folder

Test: After completing the above steps, when booting Ubuntu ➔ type “ ls ” (list the files in
the directory) ➔ the [Link] file appears.

Install the [Link] file :

Open Ubuntu 22.04.1 LTS and run the following command:

$ sudo apt -y install make

$ chmod 755 [Link]
$ tar xvf [Link]
$ cd install203/
$ make

III. Some basic commands in Linux

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 119
 Appendix 1: Quartus and Ubuntu Installation on Windows.

In the Ubuntu terminal, in front of the $ Displays the name of the current directory.

Figure Appendix 1.6 Terminal Ubuntu

Some basic commands:

ls List (list) files in the directory

tree Similar to ls as in a directory tree
mkdir abc Make directory (create directory) name “ abc ”
cd abc Change directory (go to directory) abc
cd .. Change directory to previous directory
micro [Link] Tạo/soạn thảo file tên “[Link]” bằng micro
cp [Link] [Link] Copy [Link] to the current directory and name it [Link]
cp [Link] abc/ Copy [Link] to folder abc
cp [Link] abc/[Link] Copy [Link] to abc folder and name it [Link]
mv [Link] [Link] Move [Link] to [Link] (rename)
mv [Link] abc/ Move [Link] to folder abc
mv abc/[Link] . Move [Link] in directory abc to current directory
cp -r abc/ xyz/ Copy directory abc và đặt tên là xyz
pwd Indicate current directory path
rm [Link] Remove (delete) [Link]
rm [Link] xyz/[Link] Remove (delete) [Link] and [Link] in folder xyz
rm -rf xyz Remove directory xyz
You should type these commands in the above order, each time you enter, remember to enter
ls or tree , and pwd to understand how it works.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 120
 Appendix 1: Quartus and Ubuntu Installation on Windows.

Micro : Alt+G for keyboard shortcuts, for example “^S Save” means to Save, press Ctrl+S..

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 121
 Appendix 1: Quartus and Ubuntu Installation on Windows.

B. INSTALL QUARTUS 13.0SP1

Step 1: Download and install Quartus 13.0sp1.
Download link: [Link]
[Link]
Unzip the installation file. Right click the Setup file ➔ select Run as Administrator .
Choose the installation address as C:\altera .
Note: When installing Quartus, select components : select Cyclone devices to communicate
with DE2 and DE10 kit.
Step 2: Install the communication driver with the FPGA kit
- USB connection between the FPGA kit and the computer. Power supply to the
FPGA kit.
- Open Control Panel ➔Device Manager ➔Other devices, right click USB-Blaster
➔select Update Driver ➔Browse for drivers on your computer ➔select the path
to the folder containing the USB – Blaster.

Figure Appendix 1.7 Installing the USB driver – Blaster

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 122
 Appendix 2: Sample lab.

APPENDIX 2: DIGITAL CIRCUIT DESIGN FLOW

USING SYSTEMVERILOG

A. DESIGN FLOW

Figure Appendix 2.1 Digital design flow using SystemVerilog

1. RTL Coding: Algorithm design, FSM,... to solve the set requirements, the design
language here is SystemVerilog HDL.
2. Lint Check: Checks for syntax/syntax errors or coding practices that may cause errors
or bugs. Lint needs to be run after writing the code. Note, Lint Check is a static code
checking process - ie the code will not be run, so the correctness and operation of the
code will not be checked.
→ If Lint Check gives an error, need to read the error to know what is the error, in
which line → Correct the code
3. Verification: Check the operation of the code - based on the design requirements, for
this input, the code is expected to give the output. This is the process of checking the
correctness of the code.
→ If Verification has an error, need to read the code to know what is the error, in
which line → Correct the code → Lint Check
4. Implementation: The design after Verification is completed and meets the
requirements, it will be uploaded to the KIT (DE2 or DE10 or other FPGA KIT).

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 123
 Appendix 2: Sample lab.

B. COMBINATIONAL LOGIC MODELING

I. Problem:

Design the following combinational circuit

Inputs:
data0, data1 : 3 bit
sel : 2 bit
Outputs:
result : 3 bit

Operation:
sel result
0 0 0
0 1 data0 & data1
1 0 data0 | data1
1 1 data0 ^ data1

II. Design:

Create Project
At ~ ( cd ~ if necessary), create directory projects , in it create directory lab0 , in lab0
get the template on GitHub to use, name it ex01 .

gettemplate ex01
Type ls to see the files and directories in the current directory, or tree if you want to see the
directory tree.

$ tree
.
└── ex01
├── filelist
├── makefile
├── quartus
│ ├── de10_pin_assign.qsf
│ └── de2_pin_assign.qsf
└── test
├── [Link]
└── tb_top.cpp

3 directories, 6 files

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 124
 Appendix 2: Sample lab.

A project should be neatly organized as follows:

• Go to ex01 : (cd ex01 )and create directory src : mkdir src
• All design .sv files need to be placed in the src directory .
• Edit: create file or edit file (if file already exists) type: micro <filename>
• Design files need to be declared in the filelist.

Figure Appendix 2.2 Create project

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 125
 Appendix 2: Sample lab.

Code
Create a design file named design_1.sv and place it in src.
micro src/design_1.sv hoặc cd src rồi micro design_1.sv

src/design_1.sv

1 module design_1 (
2 // input
3 input logic [2:0] data0_i,
4 input logic [2:0] data1_i,
5 input logic [1:0] sel_i,
6
7 // output
8 output logic [2:0] result_o
9 );
10
11 // local declaration
12 logic [2:0] and_tmp; // temporary for and result
13 logic [1:0] or_tmp; // temporary for or result
14 logic [2:0] xor_tmp; // temporary for xor result
15
16 assign and_tmp = data0_i & data1_i;
17 assign or_tmp = data0_i | data1_i;
18 assign xor_tmp = data0_i ~^ data1_i;
19
20 always_comb begin : proc_mux
21 case (sel_i)
22 2'b00: result_o = '0;
23 2'b01: result_o = and_tnp;
24 2'b11: result_o = or_tmp;
25 2'b11: result_o = xor_tmp;
26 endcase
27 end
28
29 endmodule : design_1

At ex01, open and add the filename to the filelist . Enter micro filelist or if in src
then go to ex01 by typing cd ..

filelist

1 src/design_1.sv

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 126
 Appendix 2: Sample lab.

Lint Check
Step 1: Run Lint Check to check for errors, type make lint.

$ make lint
------------------> LINT CHECK <------------------
%Error: src/design_1.sv:23:25: Can't find definition of variable: 'and_tnp'
: ... Suggested alternative: 'and_tmp'
23 | 2'b01: result_o = and_tnp;
| ^~~~~~~
%Error: Exiting due to 1 error(s)
make: *** [makefile:50: lint] Error 1
$
Bước 2: Analysis and debugging

After running Lint, the above code has a bug on line 23, and_tnp could not be found
because it was mistyped here and declared as and_tmp . Correct line 23, repeat Step 1 , make
lint.

$ make lint
------------------> LINT CHECK <------------------
%Warning-WIDTH: src/design_1.sv:17:18: Operator ASSIGNW expects 2 bits on the Assign
RHS, but Assign RHS's OR generates 3 bits.
: ... In instance design_1
17 | assign or_tmp = data0_i | data1_i;
| ^
... For warning description see
[Link]
... Use "/* verilator lint_off WIDTH */" and lint_on around source to
disable this message.
%Warning-WIDTH: src/design_1.sv:24:23: Operator ASSIGN expects 3 bits on the Assign
RHS, but Assign RHS's VARREF 'or_tmp' generates 2 bits.
: ... In instance design_1
24 | 2'b11: result_o = or_tmp;
| ^
%Warning-CASEOVERLAP: src/design_1.sv:25:7: Case values overlap (example pattern 0x3)
25 | 2'b11: result_o = xor_tmp;
| ^~~~~
%Warning-CASEINCOMPLETE: src/design_1.sv:21:5: Case values incompletely covered
(example pattern 0x2)
21 | case (sel_i)
| ^~~~
%Error: Exiting due to 4 warning(s)
make: *** [makefile:50: lint] Error 1
$

Analysis and debugging:

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 127
 Appendix 2: Sample lab.

1. The first error, %Warning-WIDTH: src/design_1.sv:17 → error about bit length

mismatch, further reading we see that or_tmp is 2 bits but the RHS (Right Hand Side -
right) result is 3 bits, this is because the declaration of or_tmp is 2 bits ( [1:0]). → Fix
or_tmp declaration line (line 12) to 3 bits: [2:0]

2. The next error on line 24 is similar.

3. Error on line 25, %Warning-CASEOVERLAP: src/design_1.sv:25 → error about

duplicate value compare case. Reviewing the code, there are 2 cases 2'b11.

4. Error on line 21, %Warning-CASEINCOMPLETE: src/design_1.sv:21 → error about

missing case comparison. This error is caused by the missing 2'b10 instance .
So error lines 21 and 25 are related, fix line 24 to 2'b10.

Bước 3: Sau khi debug, lặp lại Bước 1, make lint.

$ make lint
------------------> LINT CHECK <------------------
$
No errors, the next step is Verification.

Verification
Set Up: To verify the above design, it is necessary to create a driver to drive the input and set
the condition in the output corresponding to the specific input.
Input values, aka test transactions, are generated randomly, so we don't know exactly what
inputs are being fed into and pre-compute the outputs for comparison. In addition, manual
calculation that way, for large design with thousands of test samples, will be difficult for the
designer, so have to check the output automatically, here using assertions to check.
Bước 1: Create file [Link] in directory ex01 , call file design_1.sv.

1. Declare input and output as in design_1 , add clock. Each clock pulse is a test
transaction.
[Link]

1 module top (
2 // input
3 input logic clk_i,
4 input logic [2:0] data0_i,
5 input logic [2:0] data1_i,
6 input logic [1:0] sel_i ,

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 128
 Appendix 2: Sample lab.

7 // output
8 output logic [2:0] result_o
9 );
10

2. Call the design_1 module. Note, after the dot is the port name of the design, in the
brackets is the signal/data name connected to that port.
[Link]

11 design_1 dut (
12 .data0_i (data0_i ),
13 .data1_i (data1_i ),
14 .sel_i (sel_i ),
15 .result_o(result_o)
16 );
17

3. Set the condition for the output. Use the assert keyword to constrain the output like
the code below as required by the design, for example, if sel = 2'b11 , then the result
must be equal to xor two data, otherwise the simulation will fail because the design is
not satisfactory. assertion case. Here there is a total of 4 conditions with 4 sel values.
[Link]

18 always @(posedge clk_i) begin : proc_assertions

19 if (sel_i == 2'b00)
20 assert (result_o == '0);
21 if (sel_i == 2'b01)
22 assert (result_o == (data0_i & data1_i));
23 if (sel_i == 2'b10)
24 assert (result_o == (data0_i | data1_i));
25 if (sel_i == 2'b11)
26 assert (result_o == (data0_i ^ data1_i));
27 end
28
29 endmodule : top

Step 2: Create driver to drive input randomly (easier to detect bugs than preset input and check
output, because output output only needs to be constrained to check correctness)

1. Create file [Link] in test : micro test/[Link] or cd test then micro

[Link]

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 129
 Appendix 2: Sample lab.

test/[Link]

1 #define MAX_SIM 20
2
3 void set_random(Vtop *dut, vluint64_t sim_unit) {
4 dut->data0_i = rand()%8;
5 dut->data1_i = rand()%8;
6 dut->sel_i = rand()%4;
7 }
2. Note 1: the input includes data0_i, data1_i, and sel_i, but needing to be in the form
dut->data0_i, … clk_i is always automatically given, so [Link] should always
have the logical input clk_i
3. Note 2: this is a C++ file, to generate random, use the function rand() , divide the
remainder by 4 because sel_i only has 2 bits, and data has 3 bits, so divide and divide
by 8. If you want to keep the value fixed, for example data0_i is 3'b101 , just assign
dut->data0_i = 0b101 (C++ assignment).
4. Note 3: MAX_SIM is the number of random samples generated.
Simulating:
Step 1: Run Simulating to check for errors, enter make sim.

$ make sim
-------------------> BUILD <----------------------
...
...
...
-----------------> SIMULATING <-------------------
[0] %Error: [Link]: Assertion failed in [Link].proc_assertions: 'assert' failed.
%Error: [Link]: Verilog $stop
Aborting...
make: *** [makefile:61: sim] Aborted (core dumped)
$
Read the error and see Assertion failed on line 26 of [Link] , check line 26 and see that
this assertion binds the output of sel = 2'b11 , which proves design_1.sv is false when
sel = 2'b11.

Step 2 : Open waveform to observe, enter make wave . Select top → Select all signals in the
lower cell → Select Insert . Output is 001 instead of 110.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 130
 Appendix 2: Sample lab.

Figure Appendix 2.3 Simulation results during verification process

It is possible to open the menu and save the selection of this signal: File → Write Save File

Step 3: Check the design_1.sv code again and observe:

src/design_1.sv

18 assign xor_tmp = data0_i ~^ data1_i;

Bug on line 18 because the math was supposed to be ^ but was ~^ . Edit code.
Step 4 : Repeat Step 1 . Run sim: make sim.

$ make sim
-------------------> BUILD <----------------------
...
...
...
-----------------> SIMULATING <-------------------
$
No error. Repeat Step 2 , observing the waveform: make wave.

$ make wave
-----------------> WAVEFORMS <--------------------

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 131
 Appendix 2: Sample lab.

Figure Appendix 2.4 Simulation results after verification

Step 5: Done.

Implementation
Set Up
Step 1: Create [Link] file.
The wrapper file will call design_1 like [Link] , but the input and output will be from the
following file:
[Link]
(download file DE2_UserManual_1.6 or DE2 Pin Table )
input has data0_i , data1_i , and sel_i , uses switches as input, pin name as shown in table
4.1 in above file. There are 8 bits in total, assign data0_i as SW 2, SW 1, and SW 0, data1_i
as SW 5, SW 4, and SW 3, and sel_i as SW 7 and SW 6. So input will be declared as line 3
and assigned as 3 lines 9, 10, 11.
Output has only result_o and has 3 bits, used as output, table 4.3 in the file above mentions
led. Select red LEDR 2, LEDR 1, and LEDR 0. So the output will be declared as line 5 and
assigned as line 12.

quartus/[Link]

1 module wrapper (
2 // input
3 input logic [7:0] SW,
4 // output
5 output logic [2:0] LEDR
6 );
7
8 design_1 dut (

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 132
 Appendix 2: Sample lab.

9 .data0_i (SW[2:0] ),
10 .data1_i (SW[5:3] ),
11 .sel_i (SW[7:6] ),
12 .result_o(LEDR[2:0])
13 );
14
15 endmodule : wrapper

Step 2 : Create a project in Quartus.

1. Open Quartus.
2. Choose File → New Project Wizard.
a. To directory quartus in ex01.

Figure Appendix 2.5 Project directory

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 133
 Appendix 2: Sample lab.

b. Name the project wrapper . Since the actual project is the ex01 directory , it
needs to be named exactly like the file name of the file, [Link].

Figure Appendix 2.6 Directory, Name, Top-Level Entity settings.

c. Next to continue.
3. Select … to get the source code
a. Point to directory [Link] which is quartus, select all files → Open →
Add .
b. Point to the directory containing the source code as src, select all files → Open
→ Add.
c. Make sure the Type column is SystemVerilog HDL File.
d. Next to continue.
4. For DE2
a. Device family selects Cyclone II .
b. Available devices select EP2C35F672C6 .

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 134
 Appendix 2: Sample lab.

c. Finish to complete.

Figure Appendix 2.7 Family and device settings.

Step 3: Import pin assignment of DE2.

1. Choose Assignments➔Import Assignments .
2. Select … , point to quartus and select de2_pin_assign.qsf➔Open➔OK.
Step 4: Compilation
Ctrl+L or Processing → Start Compilation

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 135
 Appendix 2: Sample lab.

Figure Appendix 2.8 Compilation results

Check the message window has no errors → proceed to upload to KIT.

Programmers

1. Connect the DE2 using the USB cord at the Blaster port

Figure Appendix 2.9 DE2 connection

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 136
 Appendix 2: Sample lab.

2. Choose Tools → Programmers

Figure Appendix 2.10 Programmer

3. Check connected: USB-Blaster X, if No Hardware is displayed, click Hardware Setup

and select USB-Blaster X → Close.

4. Select Start to start loading. Check in the box Progress is 100% (successful), ie
successfully loaded.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 137
 Appendix 2: Sample lab.

Figure Appendix 2.11 Nạp kit thành công

C. SEQUENTIAL LOGIC/FSM MODELING

I. Problem:

Design a circuit to count the number of button presses, if pressed and held, it is still counted as
a press, and a 7-segment LED display shows the number of presses..
II. Problem analysis:

The system receives input from a push button (when the button is pressed, the system receives
bit 1, otherwise, the system receives bit 0) and displays the output on a 7-segment LED (output
less than or equal to 9). In addition, the sequential system has clock and reset inputs (selective
active low reset). When the push button is pressed, the sequencer receives signal 1 for only 1
cycle.
The circuit includes a counter, the state of the counter increments by 1 when receiving an input
signal of 1. In addition, the system needs a circuit that converts BCD to 7-segment LED,
displays the status of the counter on LED 7. paragraph.
The button block is an FSM (Finite State Machine) with 3 states: IDLE (waiting to receive),
PRESS (when the button is pressed in the first cycle), HOLD (the state is holding the button).

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 138
 Appendix 2: Sample lab.

Figure Appendix 2.12 Block diagram

Figure Appendix 2.13 Button block – state diagram

III. Design:

Create Project
Source template from GitHub to use, name it ex02

gettemplate ex02

Code

1. Create a design file named [Link].

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 139
 Appendix 2: Sample lab.

src/[Link]

1 module button (
2 // input
3 input logic clk_i,
4 input logic rst_ni,
5
6 input logic button_i,
7
8 // output
9 output logic stable_o
10 );
11
12 // local declaration
13 typedef enum logic [1:0] {
14 IDLE,
15 PRESS,
16 HOLD
17 } state_e;
18
19 state_e state_d;
20 state_e state_q;
21
22 always_comb begin : proc_next_state
23 case (state_q)
24 IDLE: state_d = button_i ? PRESS : IDLE;
25 PRESS: state_d = button_i ? PRESS : IDLE;
26 HOLD: state_d = button_i ? HOLD : IDLE;
27 default: state_d = IDLE;
28 endcase
29 end
30
31 always_ff @(posedge clk_i) begin : proc_state_register
32 if (!rst_ni)
33 state_q <= IDLE;
34 else
35 state_q <= state_d;
36 end
37
38 // output combinational logic
39 assign stable_o = (state_q == PRESS) ? 1'b1 : 1'b0;
40
41 endmodule : button

2. Create a design file named [Link].

src/[Link]

1 module counter (
2 // input
3 input logic clk_i,
4 input logic rst_ni,

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 140
 Appendix 2: Sample lab.

5
6 input logic inc_i,
7
8 // output
9 output logic [3:0] counter_o
10 );
11
12 always_ff @(posedge clk_i) begin : proc_counter
13 if (!rst_ni)
14 counter_o <= '0;
15 else begin
16 if ((counter_o < 4'h9) && inc_i)
17 counter_o <= counter_o + 4'h1;
18 end
19 end
20
21 endmodule : counter

3. Create a design file named [Link].

src/[Link]

1 module hexled (
2 // input
3 input logic [3:0] data_i,
4
5 // output
6 output logic [6:0] hex_o
7 );
8
9 always_comb begin : proc_7seg_decoder
10 case (data_i)
11 4'h0: hex_o = 7'b100_0000;
12 4'h1: hex_o = 7'b111_1001;
13 4'h2: hex_o = 7'b010_0100;
14 4'h3: hex_o = 7'b011_0000;
15 4'h4: hex_o = 7'b001_1001;
16 4'h5: hex_o = 7'b001_0010;
17 4'h6: hex_o = 7'b000_0010;
18 4'h7: hex_o = 7'b101_1000;
19 4'h8: hex_o = 7'b000_0000;
20 4'h9: hex_o = 7'b001_1000;
21 4'ha: hex_o = 7'b000_1000;
22 4'hb: hex_o = 7'b000_0011;
23 4'hc: hex_o = 7'b100_0110;
24 4'hd: hex_o = 7'b010_0001;
25 4'he: hex_o = 7'b000_0110;
26 4'hf: hex_o = 7'b000_1110;
27 endcase
28 end
29
30 endmodule : hexled

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 141
 Appendix 2: Sample lab.

4. Create a design file named design_2.sv.

src/design_2.sv

1 module design_2 (
2 // input
3 input logic clk_i,
4 input logic rst_ni,
5
6 input logic button_i,
7
8 // output
9 output logic [6:0] led_o
10 );
11
12 // local declaration
13 logic inc;
14 logic [3:0] counter;
15
16 button button0 (
17 .clk_i (clk_i ),
18 .rst_ni (rst_ni ),
19 .button_i(button_i),
20 .stable_o(inc )
21 );
22
23 counter counter0 (
24 .clk_i (clk_i ),
25 .rst_ni (rst_ni ),
26 .inc_i (inc ),
27 .counter_o(counter)
28 );
29
30 hexled hexled0 (
31 .data_i(counter),
32 .hex_o (led_o)
33 );
34
35 `ifdef VERILATOR
36 /*verilator lint_off UNUSED*/
37 logic pastvld;
38 always @(posedge clk_i) begin
39 pastvld <= 1'b1;
40
41 if (pastvld && $past(inc))
42 assert(!inc);
43
44 assert(counter <= 4'h9);
45 end
46 /*verilator lint_on UNUSED*/
47 `endif
48
49 endmodule : design_2

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 142
 Appendix 2: Sample lab.

Note: in the previous post because the circuit does not have a clock, but the assertion requires a
clock, so you must create assertions in the file [Link] . As for this example, there is clock and
binding outputs including outputs of button and counter , so assertions need to be placed in
design_2.sv , so can set binding for button output - with 1 click driving only output up 1
in 1 cycle, which means the button's output cannot be equal to 1 in 2 consecutive cycles (line
42) – and counter – only counts from 0 to 9 (line 44).
There is an extra signal pastvld, because in order to use $past to get the value at the previous
cycle, that value needs to be valid.
Since the pastvld is the signal for verification, and the asserts too, need to be ignored when
pouring into the KIT, put those lines in the following block:

35 `ifdef VERILATOR
36 /*verilator lint_off UNUSED*/

.. ...

46 /*verilator lint_on UNUSED*/

47 `endif
So, when running Lint Check, the part for this verification will be ignored, and so will when
running Quartus to dump it on KIT.

5. At ex02, open and add the filename in the filelist.

filelist

1 src/[Link]
2 src/[Link]
3 src/[Link]
4 src/design_2.sv

6. At ex02, create a design file named [Link].

[Link]

1 module top (
2 // input
3 input logic clk_i,
4 input logic rst_ni,
5
6 input logic button_i,
7
8 // output
9 output logic [6:0] led_o
10 );
11
12 design_2 dut (

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 143
 Appendix 2: Sample lab.

13 .clk_i (clk_i ),
14 .rst_ni (rst_ni ),
15 .button_i(button_i),
16 .led_o (led_o )
17 );
18
19 endmodule : top

7. Create file [Link] in directory test

test/[Link]

1 #define MAX_SIM 200

2
3 void set_random(Vtop *dut, vluint64_t sim_unit) {
4 dut->rst_ni = (sim_unit > 4) && (rand()%30 != 0);
5 dut->button_i = (rand()%8 > 2);
6 }

a. Note 1: the input consists of rst_ni and button_i.

b. Because this test needs to run a lot to see the counter counting to 9, it is necessary
to set MAX_SIM to a large value, for example 200.
c. Note 2: dut->button_i = (rand()%8 > 2); the value of button_i will be
the result of rand()%8 , i.e. get a random number from 0 to 7, then compare it
with 2, which means button_i will be equal to 1 when the random number is
divided remainder is 3 to 7, and zero in the other case. Thus, we have the
probability:
P(button_i = 1) = 5/8 = 62.5%, P(button_i = 0) = 3/8 = 37.5%.
This makes the probability of button_i getting 1 of 2 consecutive cycles higher,
or the case of holding down is higher.
d. Note 3: dut->rst_ni = (sim_unit > 4) && (rand()%30 != 0); the value
of rst_ni will be always zero, i.e. reset, when sim_unit <= 4 . sim_unit is
simulating unit, each clock pulse corresponds to 1 sim_unit . Thus, we have a
circuit that will reset for the first 4 cycles, then based on the probability of
(rand()%30 != 0) is 29/30 = 96.7%, or P( rst_ni = 0 ) = 3.3 %. This makes
the probability that rst_ni is positively low, making it easier to count up to 9
(and not count any more)..

Lint Check & Verification

Step 1: Run Lint Check to check for errors, make lint.

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 144
 Appendix 2: Sample lab.

Step 2: Run Simulating to verify, make sim →Debug

Step 3: Open waveform to observe the waveform, make wave.

Figure Appendix 2.14 Simulation result

DEBUG: bug at line 25 in [Link]

PRESS : state_d = button_i ? PRESS : IDLE;
→ PRESS : state_d = button_i ? HOLD : IDLE;
Recommended to fix a few more places in the button and counter modules to know when
there is a bug, how to read WARNING and ERROR to be able to debug.
Implementation
Step 1: Create [Link] file.
The KEY push buttons are used to control the button_i, and rst_ni inputs (pin names as shown
in Table 4.2 in the DE2 Manual - see previous example). Assign button_i as KEY 2, rst_ni as
KEY 0. So input will be declared on line 4 and assigned on lines 12 and 13. Since the KEYs on
DE2 kit when not pressed give the value 1, to match the device Next, the button_i input of the
system is NOT of KEY 2, and rst_ni is an active low input, so there is no need to perform the
NOT operation.
For the clock input, select the 50MHz clock (de2 pin clock, listed in table 4.5). Declare clock as
line 3 and wire as line 10.
The output led_o is a 7-segment led of 7 bits (the 7-segment LED on the DE2 kit is shown in
table 4.4 of the DE2 Manual file). Select led 7 segment number 0, HEX0, so the output will be
declared as line 7 and assigned as line 14.

quartus/[Link]

1 module wrapper (
2 // input
3 input logic CLOCK_50,
4 input logic [2:0] KEY,
5
6 // output

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 145
 Appendix 2: Sample lab.

7 output logic [6:0] HEX0

8 );
9
10 design_2 dut (
11 .clk_i (CLOCK_50),
12 .rst_ni (KEY[0] ),
13 .button_i(~KEY[2] ),
14 .led_o (HEX0 )
15 );
16
17 endmodule : wrapper
Step 2 : Create a project in Quartus (similar to the combinatorial design example).
Step 3: Import pin assignment of DE2 (similar to the combinatorial design example).
Step 4 : Compilation (similar to the combinatorial design example).
Step 5: Programmer (similar to the combinatorial design example).
---END---

Electronics Department
Ho Chi Minh City University of Technology, Vietnam 146