0% found this document useful (0 votes)
15 views35 pages

Communication Lab Report on Modulation Techniques

Uploaded by

Prithish Mayya
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
15 views35 pages

Communication Lab Report on Modulation Techniques

Uploaded by

Prithish Mayya
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

COMMUNICATION LAB REPORT :

Name : Loshika V L

Usn : 4SO18EC048

SEC : A

Branch: ECE
[Link] Date Particulars [Link] Marks

01 21-06-2021 Amplitude modulation 01-03


and demodulation.

02 28-06-2021 Frequency modulation 04-05


and demodulation.

03 14-06-2021 Pulse sampling,flat top 06-07


sampling and
reconstruction.

04 07-06-2021 Time division 08-10


multiplexing of band
limited signals.

05 12-07-2021 FSK and BSPSK 11-16


generation and
detection.

06 03-05-2021 NRZ,RZ,Half sinusoid 17-21


and raised cosine
pulses and generate
eye diagram for binary
polar sampling.

07 10-05-2021 Pulse Code 22-23


modulation and
demodulation.

08 17-05-2021 QPSK,DPSK 23-28


modulation and
demodulation.

09 24-05-2021 Computation of 29-32


probability for binary
ASK,FSK and PSK
EXPERIMENT NO.1
Amplitude Modulation and Demodulation
Aim: Generation of AM waveform using collector modulation and recovering the original
message by demodulation.

Components: Resistor, Capacitors, Transistor, Signal Generator and DSO.

Circuit Diagram:

Design calculation:

Tmodulation>>(T=RC)>>Tcarrier

1/fcarrier=1/50K=20ms 1/fmessage=1/700=1.4ms

Let C=0.1uF R=1/(2*pi*C*fmodulating) ≈ 2.27k ohm T=RC=0.2ms

1.4m>>(0.2m)>>20m
Procedure:

1. Set the input carrier frequency to 455 kHz with suitable amplitude and check whether the
IFT is tuned to 50 KHz by varying the input frequency to get maximum carrier amplitude.

2. Give modulating signal with suitable frequency and amplitude to the collector circuit .

3. Observe the modulated carrier at the output terminals.

4. Adjust the amplitude of both modulating and carrier signal so as to get an undistorted
modulation. By measuring Vmax and Vmin, calculate the depth of modulation.

5. For demodulation, calculate the value of R by assuming C=0.01uF for the given
modulating frequency so as to get a demodulated AM having minimal carrier ripple. Note
down the amplitude of the demodulated signal

Tabular Column:

SL c(t) m(t)
NO
Vmax Vmin Modulation Index
𝑓𝑐𝑎𝑟𝑟𝑖𝑒𝑟 Amp 𝑓𝑚𝑜𝑑 Amp (V)
(V)
(KHz) (Hz)

1 50 25 500 22 3.9 2.08 30


2 50 25 500 15 2.98 1.92 21.63
3 50 25 500 10 2.66 1.76 17.69
Waveforms:

Conclusion:

AM Signals are observed and the original signal is recovered from the modulated signal.
EXPERIMENT NO.2
Frequency Modulation and Demodulation
Aim: To generate FM waveform and recovering the original message by demodulation.

Components:

Function generator1 (carrier signal of frequency 400khz ,10vp) ,Function generator


2(message signal of 20khz,10vp),DC source of 12V ,Diode 1N4149,
Resistors(10k,4.7k,6.8k,22k,692,1k,692),
inductor(9uH),Capacitor(1uF,0.1uF,0.03uF,0.001uF,0.01uF), Variable Capacitor (100 pF),
Transistor(BC107BP).

Circuit Diagram:

Procedure:

1. Connections are made as per circuit diagram.

[Link] the modulating signal to get the frequency modulation waveform.

[Link] the demodulated output.

4. Compare it with the original input modulation data.

[Link] the results and plot the waveforms.


Calculations:

Let Cut-off frequency be 25khz

R=1/(2*pi*25k*0.01u)

R=636ohm

Output waveforms:

Channel 1 (Carrier signal) :400khz

Channel 2(message signal):20khz

Channel 3(modulated wave):1Mhz

Channel 4(demodulated wave): 20khz

Conclusion:

FM signals are observed and the original signal is recovered from the modulated signal.
EXPERIMENT NO.3
Pulse Sampling, Flat Top Sampling and Reconstruction
Aim: To perform flat top sampling using sample and hold circuit and to reconstruct the
original signal.

Components:

COMPONENTS VALUES
Clock source 50 Hz, 10V
AC source 2 Hz, 1Vp
DC source 1V
Resistor 10kohm,144kohm
Capacitor 0.1uF
N-MOSFET 2N7000
741 op-amp

Circuit Diagram:

Procedure:

1. Connections are made as per circuit diagram.

[Link] the modulating signal to get the frequency modulation waveform.

[Link] the demodulated output.

4. Compare it with the original input modulation data.

[Link] the results and plot the waveforms.


Calculation:

SAMPLING SIGNAL:

f=1/(2*pi*0.1u*10k) = 159Hz(removes frequency content below 145hz in sampling signal)

RECONSTRUCTED SIGNAL:

f=11Hz
R=1/(2*pi*11*0.1u) =144k Ohm.

Output waveforms:

Conclusion: Sample and Hold circuit is analyzed for different control signal frequency value
and The original signal is recovered.
EXPERIMENT NO.4
Time Division Multiplexing of Two Band Limited Signals
Aim: To perform Time division multiplexing and recover the two band limited signals.

Components: BC547BP,BC557AP,BC107BP,BC177AP,Resistors,Capacitors,Op-
Amp,Funtion generators,DSO.

Circuit Diagram:

Procedure:

1)Rig up the circuit as shown in the figure

2)A square wave generator is used of 20KHz,28V

3)A sine wave generator is used 500 Hz,4V

4)A triangular wave generator is used 400Hz,4V

5)Observe the TDM signal on DSO,Record the result

5)compare the two demultiplexed signal with respective original signal.


Design calculation:

Low pass filter for signal-1

Fsignal-1=500 Hz C=0.1uF

R=1/(2*pi*500*0.1u) =3.9k ohm

Band pass filter for signal-2

Let fl=400Hz and fh=500Hz ,C=0.1uF

R1=1/(2*pi*408*0.1u) =3.9Kohm

R2=1/(2*pi*548*0.1u) =2.9Kohm

Observations:

CLOCK Data -1 Data -2 TDM Data-1 Data -2


m1(t) m2(t) output recovered Recovered

Frequency(Hz) 20KHz 400Hz 500Hz 19.5kHz 400Hz 500Hz

Amplitude Vpp (V) 7V 1V 1V 4V 710mv 354mv

Waveforms:
Conclusion:

The modulation and demodulation circuit is designed and demodulated output is compared
with original signal.
EXPERIMENT NO.5-A
Frequency Shift Keying -Modulation And Detection
Aim: Frequency shift keying generation and detection.

Components:BC107BP,BC177BP,Op-amp virtual,Funtion generator,AC supply , diode

,DSO,Capacitors,Resistors,Potentiometre.

Circuit Diagram:

Design calculation:

Find suitable RC product to satisfy the above inequality. Choose C1 and calculate R1.

Envelope detector: Assume C1=0.1μF

fc=2KHz fm=400Hz

R1>>5K ohm R1<<25K ohm

Select a potentiometer of 6.5k ohm


Procedure:

1. Connections are made as shown in circuit diagram.

2. The modulating signal m(t) is chosen to be low freq square wave signal. Its amplitude is

set to 28 V (pp) and the frequency to 400 Hz.

3. Apply a sinusoidal carrier signal c1(t) of amplitude 8.49 V(pp), 20 KHz .

4. Apply a sinusoidal carrier signal c2(t) of amplitude 8.49V(pp), 2 KHz .

5. Observe the FSK signal on the CRO. Record the results and plot the waveforms.

6. Feed the FSK input from the FSK modulator output to the detector

7. Adjust the reference voltage suitably to get an undistorted demodulated output

8. Compare it with the original input modulation data.

9 .Record the results and plot the waveforms.

Observation:

Message carrier signal carrier fsk output recovered


signal m(t) c1(t) signal c2(t) message

Frequency (Hz) 400 20k 2k f1=2k 400

f2=20k

Amplitude vpp (V) 28 8.49 8.49 10 27.9


Output waveforms:

Conclusion:

FSK modulation and demodulation circuit is designed and result is compared with original

signal.
EXPERIMENT NO.5-B
Binary Phase Shift Keying Generation And Detection ( Using
Discrete Component)
Aim: To study Phase Shift keying generation and detection.

Components: AC supply,Op-amp virtual,BC107BP,DC supply , DSO , Diode


,Resitors,Capacitor.

Circuit Diagram:

Design calculation:

Find suitable RC product to satisfy the above inequality. Choose R1 and calculate C1

Envelope detector: 1/fc<<R1C1<<1/fmfc<<R1C1<<1/fm

Assume R1=10kohm,Calculate C1

Fc=20k ,Fm=500hz

C1<5nF C1>200nF choose C1=500nF


Procedure:

1. Connect the circuit as shown in the figure above.

2. Give square wave signal frequency to 500Hz and 10V peak-to-peak amplitude as the
binary

digital data input.

3. The carrier signal of frequency to 20 KHz sine wave is applied with Vpp=12 volts.

4. Observe the PSK output waveform obtained on the DSO.

5. Connect the PSK signal to the PSK demodulator circuit shown in figure below and also the

carrier.

6. Observe the demodulated output on the DSO. Select suitable capacitance value to get

proper demodulated waveform. Compare this with the original modulating signal used as

input to the PSK modulator.

7. Record the results.

Obsevation:

Carrier signal Message signal BPSK Output Recovered


c(t) m(t) message
Frequency 20k 500 20.4k 500
(hz)
Amplitude 12 10.1 6 10.1
Vpp(volts)
Output waveforms:

Conclusion:

BFSK modulation and demodulation circuit is designed and result is compared with original

signal.
PART-B EXPERIMENTS

EXPERIMENT NO. 1
Simulate NRZ, RZ, half-sinusoid and raised cosine pulses and generate eye diagram for binary
polar signaling.

AIM: To simulate NRZ, RZ, half-sinusoid and raised cosine pulses and generate eye diagram for
binary polar signaling.

SOFTWARE : Simulink.

COMPONENTS : Bernoulli binary generator, constant, switch, band-limited White


noise, adder, pulse generator, discrete impulse, raised cosine filter, sine wave,
scope, eye diagram.

CIRCUIT DAIGRAM:

a. NRZ SIGNALLING:
WAVEFORM:
b. RZ SIGNALLING:

WAVEFORM:
C. RAISED COSINE PULSE:

WAVEFORM:
D. HALF SINUSOID:

WAVEFORM:

RESULT: simulated the polar NRZ, RZ, half sinusoid and raised cosine using Simulink and
observed the waveform.
EXPERIMENT NO. 2
PULSE CODE MODULATION AND DEMODULATION
AIM: To simulate Pulse Code Modulation and Demodulation system and display the
waveforms.

SOFTWARE USED: MATLAB 2018b.

COMPONENTS: sample and hold, sine wave, uniform encoder, integer to bit converter, bit to
integer converter, uniform decoder, analog filter design, scope, demux.

CIRCUIT DIAGRAM:
WAVEFORM:

RESULT: pulse code modulation and demodulation system are simulated and observed the
output.
EXPERIMENT NO.3
QPSK, DPSK Modulation and Demodulation
AIM: a) To simulate QPSK transmitter and receiver. Plot the signals and its constellation
Diagram.
b) Test the performance of a binary differential phase shift keying system simulating the
Non-coherent detection of binary DPSK.

SOFTWARE USED: Simulink

COMPONENTS: random integrator, QPSK, DPSK, product, add, AWGN block, constellation
diagram, scope.

CIRCUIT DAIGRAM:

a. QPSK TRANSMITTER AND RECEIVER:


WAVEFORM:
CONSTELLATION DIAGRAM:

b. DPSK MODULATION AND DEMODULATION:


WAVEFORM:
CONSTELLATION DIAGRAM:

RESULT: QPSK and DPSK modulation and demodulation circuit are simulated and observed the
output of constellation diagram and waveform.
EXPERIMENT NO.4
Computation of probability of bit error for coherent binary ASK, PSK and FSK
AIM: Program for computation of probability of bit error for coherent binary ASK PSK and FSK
for an AWGN channel and compare them with their performance curves.
SOFTWARE USED: MATLAB

PROGRAM:

1. ASK:

clc; clear
all; close
all;
num_bit=1000; %number of bit
data=randi([0,1],num_bit); %random bit generation (1 or 0)
SNRdB=0:10; % SNR in dB
SNR=10.^(SNRdB/10);
for k=1:length(SNRdB) %BER (error/bit) calculation for different SNR%
y=awgn(complex(data),SNRdB(k));
error=0;

for c=1:1:num_bit
if (y(c)>.5&&data(c)==0)||(y(c)<.5&&data(c)==1) %logic acording to BASK
error=error+1;
end
end
error=error/num_bit; %Calculate error/bit
m(k)=error; end
semilogy (SNRdB,m,'o','linewidth',2.5),grid on, hold on; BER_th=(1/2)*erfc(.5*sqrt(SNR));
semilogy(SNRdB,BER_th,'r','linewidth',2.5),grid on, hold on; title('
curve for Bit Error Rate verses SNR for Binary ASK modulation');
xlabel (' SNR(dB)'); ylabel ('BER');
legend('simulation','theorytical') axis
([0 10 10^-5 1]);
WAVEFORM:

2. PSK:
clc;
clear all;
close all;
num_bit=1000; %number of bit
data=randi([0,1],num_bit); %random bit generation (1 or 0)
s=2*data-1; %conversion of data for BPSK modulation
SNRdB=0:10; % SNR in dB
SNR=10.^(SNRdB/10);
for k=1:length(SNRdB) %BER (error/bit) calculation for different SNR
y=awgn(complex(s),SNRdB(k));
error=0; for
c=1:1:num_bit
if (y(c)>0&&data(c)==0)||(y(c)<0&&data(c)==1) %logic according to BPSK
error=error+1; end end
error=error/num_bit; %Calculate error/bit
m(k)=error; end figure(1)
semilogy(SNRdB,m,'o','linewidth',2.5),grid on,hold on;
BER_th=(1/2)*erfc(sqrt(SNR)); semilogy(SNRdB,BER_th,'r','linewidth',2.5);
title(' curve for Bit Error Rate verses SNR for Binary PSK modulation');
xlabel(' SNR(dB)'); ylabel('BER');
legend('simulation','theorytical') axis([0
10 10^-5 1]);
WAVEFORM:

3. FSK:
clc;
clear all;
close all;
num_bit=1000; %Signal length max_run=20;
%Maximum number of iterations for a single SNR
Eb=1; %Bit energy
SNRdB=0:1:10; %Signal to Noise Ratio (in dB)
SNR=10.^(SNRdB/10);
for count=1:length(SNR) %Beginning of loop for different SNR
avgError=0;
No=Eb/SNR(count); %Calculate noise power from SNR

for run_time=1:max_run %Beginning of loop for different runs


Error=0;

data=randi([0,1],num_bit %Generate binary data source


s=data+j*(~data); %Baseband BFSK modulation
NI=sqrt(No/2)*randn(1,num_bit);
NQ=sqrt(No/2)*randn(1,num_bit);
N=NI+j*NQ; %Generate complex AWGN

Y=s+N; %Received Signal


for k=1:num_bit %Decision device taking hard decision and deciding error
Z(k)=real(Y(k))-imag(Y(k));
if ((Z(k)>0 && data(k)==0)||(Z(k)<0 && data(k)==1))
Error=Error+1;
end
end
Error=Error/num_bit; %Calculate error/bit
avgError=avgError+Error; %Calculate error/bit for different runs

end %Termination of loop for different runs


BER_sim(count)=avgError/max_run; %Calculate BER for a particular SNR
end %Termination of loop for different SNR
BER_th=(1/2)*erfc(sqrt(SNR/2)); %Calculate analytical BER
semilogy(SNRdB,BER_th,'k'); %Plot BER hold on
semilogy(SNRdB,BER_sim,'k*');
legend('Theoretical','Simulation');
axis([min(SNRdB) max(SNRdB) 10^(-5) 1]); hold
off

WAVEFORM:

RESULT: computation of probability of bit error for coherent binary ASK PSK and FSK for
an AWGN channel are executed and compare them with their performance curves.

You might also like