Scribd
Upload
17 views1 page

Memory Interleaving and Chip Requirements

Uploaded by

taj.alam
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
17 views1 page

Memory Interleaving and Chip Requirements

Uploaded by

taj.alam
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Additional Questions

Memory interface
1. Determine minimum number of memory chips required to read 8-bit of data?
Memory Chip To Read 8-bit data
1Kx8 One chip
1Kx4
1Kx2
1Kx1

2. If total addressable memory is 128KB and available memory chip are as follows , determine total number of
chips required to address total memory.
Memory Chip No. of chips required to address total memory of 128KB
1Kx8 128∗1023∗8
= = 128 chips
1∗1023∗8
1Kx4
1Kx2
1Kx1

3. Consider a system in which the available 64Kx8 memory space is equally divided between EPROM and RAM.
Interface the EPROM and RAM with 8085 processor with following memory chips.
Case Memory Chip Interface the EPROM and RAM with 8085
1 8Kx8 Refer to the class slides
2 8Kx4
3 8Kx2
4 8Kx1

Case-1: For 8Kx8


The total memory capacity is 64KB. So, let 4 numbers of 8KB EPROM and 4 numbers of 8KB RAM.
– Each 8kb memory requires 13 address lines. So the address line A0 - A12 of the processor are connected to
13 address pins of all the memory chips.
– The address lines A13, A14 and A15 are decoded using a 3-to-8 coder to generate eight chip select signals.
These eight chips select signals can be used to select one of the eight memories at any one time.

You might also like