Scribd
Upload
191 views2 pages

DCVSL Circuit Working and Diagram

The Differential Cascode Voltage Switch Logic (DCVSL) circuit operates using differential inputs and consists of an NMOS combinational network and a cross-coupled PMOS pair for feedback. It maintains output levels while preventing short circuits, with a truth table indicating the output behavior based on the inputs. The waveforms for a DCVSL NAND gate demonstrate that the output is low when both inputs are high and high when either input is low.

Uploaded by

rakshitham309
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
191 views2 pages

DCVSL Circuit Working and Diagram

The Differential Cascode Voltage Switch Logic (DCVSL) circuit operates using differential inputs and consists of an NMOS combinational network and a cross-coupled PMOS pair for feedback. It maintains output levels while preventing short circuits, with a truth table indicating the output behavior based on the inputs. The waveforms for a DCVSL NAND gate demonstrate that the output is low when both inputs are high and high when either input is low.

Uploaded by

rakshitham309
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

Differential Cascode Voltage Switch Logic (DCVSL) Circuit

Working Principle
1. Differential Inputs:
- The circuit takes differential inputs (i.e., a signal and its complement).

2. NMOS Combinational Network:


- The NMOS transistors form the logic function. The network evaluates based on which
input (true or complement) is active.
- Only one side of the differential pair conducts based on the logic inputs.

3. Cross-Coupled PMOS Pair:


- Acts as a latch or regenerative feedback, maintaining output levels and improving noise
margins.
- Ensures that only one output (true or complement) is high, preventing short circuits and
undefined states.

4. Pull-down Network:
- Connects the output to ground based on input conditions and the logic function
implemented by the NMOS network.

Truth Table (Generic Form)


A B A' B' Output (Q) Complement
(Q̅ )

0 0 1 1 1 0

0 1 1 0 ? ?

1 0 0 1 ? ?

1 1 0 0 0 1

Waveforms
Waveforms depend on the specific logic function. For a DCVSL NAND gate:
- When both inputs go high, the output goes low.
- When either input is low, the output goes high.
- Q and Q̅ are always complementary.

Example waveform behavior (NAND):

Inputs: A ──────┐─────┐──────
B ──────┐───┐──────

Output: Q ─────┐─────┘───┘────
Q̅ ─────┘─────┐───┐──

You might also like