Scribd
Upload
4 views3 pages

Setting System Clock

This document introduces bare metal programming for Arm Cortex-M4 MCUs, focusing on setting the system clock. It discusses various clock sources, including PLL and HSI, and provides details on configuring the RCC clock control register. The document emphasizes the importance of selecting appropriate clock parameters for optimal MCU performance.

Uploaded by

Shuvro Sankar Sen
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
4 views3 pages

Setting System Clock

This document introduces bare metal programming for Arm Cortex-M4 MCUs, focusing on setting the system clock. It discusses various clock sources, including PLL and HSI, and provides details on configuring the RCC clock control register. The document emphasizes the importance of selecting appropriate clock parameters for optimal MCU performance.

Uploaded by

Shuvro Sankar Sen
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
rato cae An introduction to ‘Bare Metal’-programming the = Arm-Cortex-M4(R) MCUs — Lesson 3: Setting system clock ‘aoacn onberact ceca on ‘mam clocinaiesbic sch hen ua tte seat rien how rdrety tur Vitus apres hve tbetatetaette CUO 1 Various soures for the clock sana Inthe TMS2P4 MCU terete 3 psbleway ef ener ale 1 ara oh Sone saan (nah toured agveny 1 tenant speet-osclicor (Hs) remalyfomto25 re ewer (sta bas) whenjeusrg he sctemty spaying YOD tetera ior Swed aad heh loc yout abet to aetna deinen CCR lek Cra git 631 ROC clock conto register (RCC_CR) Det: or ane ans cn 3 - [za ‘oven seetiobesthatwok Mentally for especvey PSE Ibs pan hesararegbterAn ‘Ne ands carepenng POCA type aster eFyurehace by etgtha"DN ha aanate st [Link] PLL ae doce zource ose ung Mader PE tard long ASE ACU lowtha developer to apy erboardrL their towrk othe rarclct soueferthe ptr Tho i end oar clack Fegeney oF 6s Aline dene by oar sojeusreresindinge keiththe As 0"dhe"e conraleSfredeirontles see aprbecauePLsetinghvnles een seus ‘These parameters are ned the Alphabet sang wthPLLM PLN PLP and FrotdedveuseS Mrs HSE spat sora wehwetomed6 PUCFRregea Tesestaps rede Nest eFUnatchicaruteston nclaxdeats Von eta eave (Wen PLP oe defrathe PU att eqn ferrddas athe LEB irae Cra inne ceetocheyedhere gfe USB Feqeneymuitbe earth 404 nats thahasuenserrhevareuburayeareancttenustba re Farenttene seer ass Aon) chewasttsfr FLASH mamanyheta beet Myra afte thunk arcade athe Blacker} cine found on my GhuorepLns Ive hae crested tapout tht analy clean eae lola Dae Seen Anche Ein fost Tele ostn Gear fee Hi (Lh B&B 488 xO bn: 2SHSE of HSI Nequency 142 = PLLM 63 41,7957142857 IMH2 <= LVCO in<=2MH2 1189 PLLN wan 50 = PLLN © 432 {337.5 100MHz<=1VCO<=432MH2 2PLLP=2.46.6) LouNM] 168,75 Hepa you eivetthelen CU ‘Aviahs reserved by Peter Bl, Bd Begtaber, GnmanyOeps/inromlare ony mn. 202 Pee Baer oer ten

You might also like