ULN2803C Darlington Array Overview
ULN2803C Darlington Array Overview
ULN2803C 达林顿晶体管阵列
1 特性 3 说明
• 500mA 额定集电极电流 ULN2803C 器件是一款 50V、500mA 达林顿晶体管阵
(单输出) 列。该器件由八个 NPN 达林顿对组成,这些达林顿对
• 高电压输出:50V 具有高压输出,带有用于开关电感负载的共阴极钳位二
• 钳位二极管输出 极管。每个达林顿对的集电极电流额定值为 500mA。
• 可兼容各类逻辑的输入 将达林顿对并联可以提供更高的电流。
2 应用 应用包括继电器驱动器、电锤驱动器、灯驱动器、显示
驱动器(LED 和气体放电)、线路驱动器和逻辑缓冲
• 工厂自动化和控制
器 。 ULN2803C 器 件 的 每 个 达 林 顿 对 都 具 有 一 个
• 楼宇自动化
• 电器 2.7kΩ 的串联基极电阻,可直接与 TTL 或 5V CMOS
• IP 网络摄像头 器件配合使用。
• HVAC 阀门和执行器控制 封装信息(1)
• 继电器、螺线管和灯驱动 器件型号 封装 封装尺寸(标称值)
• 步进电机驱动 ULN2803CDW DW(SOIC、20) 12.80mm × 7.50mm
(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
录。
本文档旨在为方便起见,提供有关 TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问
[Link],其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。
English Data Sheet: SLRS076
ULN2803C
ZHCSQB7 – AUGUST 2022 [Link]
Table of Contents
1 特性................................................................................... 1 8.2 Functional Block Diagram......................................... 10
2 应用................................................................................... 1 8.3 Feature Description...................................................10
3 说明................................................................................... 1 8.4 Device Functional Modes..........................................10
4 Revision History.............................................................. 2 9 Application and Implementation.................................. 11
5 Pin Configuration and Functions...................................3 9.1 Application Information..............................................11
6 Specifications.................................................................. 4 9.2 Typical Application.................................................... 11
6.1 绝对最大额定值...........................................................4 9.3 Power Supply Recommendations.............................13
6.2 ESD Ratings............................................................... 4 9.4 Layout....................................................................... 13
6.3 Recommended Operating Conditions.........................4 10 Device and Documentation Support..........................15
6.4 Thermal Information....................................................4 10.1 接收文档更新通知................................................... 15
6.5 Electrical Characteristics.............................................5 10.2 支持资源..................................................................15
6.6 Switching Characteristics............................................5 10.3 Trademarks............................................................. 15
6.7 Typical Characteristics................................................ 6 10.4 Electrostatic Discharge Caution..............................15
7 Parameter Measurement Information............................ 7 10.5 术语表..................................................................... 15
8 Detailed Description......................................................10 11 Mechanical, Packaging, and Orderable
8.1 Overview................................................................... 10 Information.................................................................... 15
4 Revision History
注:以前版本的页码可能与当前版本的页码不同
DATE REVISION NOTES
August 2022 * Initial release.
6 Specifications
6.1 绝对最大额定值
在 25°C 的自然通风温度下(除非另有说明)(1)
最小值 最大值 单位
VCE 集电极 - 发射极的电压 50 V
VI 输入电压(2) 30 V
集电极峰值电流 500 mA
I(clamp) 输出钳位电流 500 mA
基板端子总电流 -2.5 A
TJ 结温 -65 150 °C
Tstg 贮存温度 –65 150 °C
(1) 超出绝对最大额定值运行可能会对器件造成永久损坏。绝对最大额定值并不表示器件在这些条件下或在建议运行条件以外的任何其他条
件下能够正常运行。如果超出建议运行条件但在绝对最大额定值范围内使用,器件可能不会完全正常运行,这可能影响器件的可靠性、
功能和性能并缩短器件寿命。
(2) 除非特别说明,否则所有电压值都以发射极/基板端子 GND 为基准。
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
μ μ
μ
μ
IC
ICEX II(off)
Open
II IC
VI Open VI
VCE
Open
VCE
IF
VF
Open
Input Open VS = 50 V
RL = 163 Ω
Pulse
Generator Output
(see Note A)
CL = 15 pF
(see Note B)
Test Circuit
<5 ns <10 ns
VIH
Input 90% 90% (see Note C)
50% 50%
10% 10% 0
0.5 µs
tPHL tPLH
VOH
50% 50%
Output
Voltage Waveforms
A. The pulse generator has the following characteristics: PRR = 12.5 kHz, ZO = 50 Ω.
B. CL includes probe and jig capacitance.
C. VIH = 3 V.
VS
Input
2 mH
163 Ω
Pulse
Generator Output
(see Note A)
CL = 15 pF
(see Note B)
Test Circuit
<5 ns <10 ns
VIH
Input 90% 90% (see Note C)
1.5 V 1.5 V
10% 10% 0
40 µs
VOH
Output
Voltage Waveforms
A. The pulse generator has the following characteristics: PRR = 12.5 kHz, ZO = 50 Ω.
B. CL includes probe and jig capacitance.
C. VIH = 3 V.
8 Detailed Description
8.1 Overview
This standard device has proven ubiquity and versatility across a wide range of applications. This feature is due
to its integration of eight Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range
capability.
The ULN2803C is comprised of eight high voltage, high current NPN Darlington transistor pairs. All units feature
a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression
diodes for inductive loads. The ULN2803C has a series base resistor to each Darlington pair, thus allowing
operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2803C offers
solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs.
Applications requiring sink currents beyond the capability of a single output can be accommodated by paralleling
the outputs.
8.2 Functional Block Diagram
COM
2.7 kΩ Output C
Input B
7.2 kΩ 3 kΩ
E
N
PD = å VOLi ´ ILi
i=1 (2)
where
• N is the number of channels active together.
• VOLi is the OUTi pin voltage for the load current ILi. This is the same as VCE(SAT).
To ensure the reliability of ULN2803C and the system, the on-chip power dissipation must be lower that or equal
to the maximum allowable power dissipation (PD) dictated by 方程式 3.
TJ MAX TA
PD MAX
TJA (3)
where
• TJ(MAX) is the target maximum junction temperature.
• TA is the operating ambient temperature.
• θJA is the package junction to ambient thermal resistance.
TI recommends to limit the ULN2803C IC die junction temperature to < 125°C. The IC junction temperature is
directly proportional to the on-chip power dissipation.
9.2.3 Application Curves
The following curves are generated with ULN2803C driving an OMRON G5NB relay – Vin = 5.0 V; Vsup= 12 V
and RCOIL= 2.8 kΩ.
13 14
12
11 12
10
9 10
Output voltage - V
Output voltage - V
8
8
7
6
6
5
4 4
3
2 2
1
0 0
-0.004 0 0.004 0.008 0.012 0.016 -0.004 0 0.004 0.008 0.012 0.016
Time (s) D001
Time (s) D001
图 9-2. Output Response with Activation of Coil 图 9-3. Output Response with De-activation of Coil
(Turn-On) (Turn Off)
10.5 术语表
TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。
[Link] 17-Feb-2023
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
ULN2803CDWR ACTIVE SOIC DW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 ULN2803C Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OUTLINE
DW0020A SCALE 1.200
SOIC - 2.65 mm max height
SOIC
13.0 2X
12.6 11.43
NOTE 3
10
11
0.51
20X
7.6 0.31 2.65 MAX
B 0.25 C A B
7.4
NOTE 4
0.33
TYP
0.10
0.25
SEE DETAIL A GAGE PLANE
1.27 0.3
0 -8 0.40 0.1
DETAIL A
TYPICAL
4220724/A 05/2016
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.
[Link]
EXAMPLE BOARD LAYOUT
DW0020A SOIC - 2.65 mm max height
SOIC
1
20
20X (0.6)
18X (1.27)
SYMM
(R0.05)
TYP
10 11
(9.3)
[Link]
EXAMPLE STENCIL DESIGN
DW0020A SOIC - 2.65 mm max height
SOIC
20X (2)
SYMM
1
20
20X (0.6)
18X (1.27)
SYMM
10 11
(9.3)
4220724/A 05/2016
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
[Link]
重要声明和免责声明
TI“按原样”提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,
不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担
保。
这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验
证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。
这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。
您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成
本、损失和债务,TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 [Link] 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改
TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。IMPORTANT NOTICE