0% found this document useful (0 votes)
11 views20 pages

Advances in Switching Technology

Uploaded by

samita2721
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
11 views20 pages

Advances in Switching Technology

Uploaded by

samita2721
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

BONGA UNIVERSITY

COLLEGE OF ENGINEERING AND TECHNOLOGY


DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
SWITCHING AND INTELLIGENT NETWORK
CHAPTER THREE
Introduction to Advances in Switching

5 th Year 2 nd Sem.
Instructor : Mr. Simagn Bekele
22/5/2023 1
NETWORK

PROCESSOR

CLOUD
COMPUTING

SERVER
Outlines
Shared-Memory Fast Packet switches
Shared-Medium Switches
Fast-Packet Switches
Space-Division Fast Packet Switches

22/5/2023 2
Introduction
ATM switches are categorized based on internal
architectural characteristics

Example: shared memory switch

Two key features of a switch design are the switch


fabric and the buffer organization
 The electronic switching systems are operated with
the help of a processor or a computer which control
the switching timings.

22/5/2023 3
A Classification Scheme
ATM switch designs can be classified as time-division or

space-division switches

Time-division switches: all cells pass through a common point

within the switch in route to their output points, but do so at

different times

Space-division switches: all cells pass through the switch at the

same time, but do so on different paths

22/5/2023 4
Time Division Switches
The two most common types of time
division switches are
The shared memory switch and

The shared medium switch

22/5/2023 5
Time Division Switches (Cont’d)
Shared memory switch: there is a common
internal buffer in the switch, through which all
cells pass in route to their output ports
Shared medium switch: there is a common bus
in the switch, over which all cells must pass in
route to their output ports

22/5/2023 6
Shared-Medium Switches
All incoming cells multiplexed across a common medium (bus) or (All input and output
ports have access to a common memory).

Cells processed one at a time

Bus must be very fast (at least N times input port speed)

In every cell time slot, all input ports can store incoming cells and all output
ports can retrieve their outgoing cells (if any).

It works essentially as an output-buffered switch, and therefore also achieves


the optimal throughput and delay performance.

For a given cell loss rate, a shared-memory switch requires less buffers than
other switches.

Because of centralized memory management to achieve buffer sharing.


22/5/2023 7
Shared-Medium switches
The switch size is limited by the memory read/write access time, within
which N incoming and N outgoing cells in a time slot need to be accessed.
As shown in the formula given below, the memory access cycle must be shorter than
1/2N of the cell slot, which is the transmission time of a cell on the link:

For instance, with a cell slot of 2.83 μs (53-byte cells at the line rate of 149.76
Mbit/s, or 155.52 Mbit/s × 26/27) and with a memory cycle time of 10 ns, the
switch size is limited to 141. Several commercial ATM switch systems based
on the shared memory architecture provide a capacity of several tens of
gigabits.

22/5/2023 8
Shared Memory Switch

Input
Dual Output
Ports
Ported Ports
Memory

22/5/2023 9
Shared Memory Switch
All incoming cells multiplexed into a single stream (common
memory)

Organized into output queues per output port

Cells retrieved sequentially

Central controller and memory bandwidth must be very fast


(at least N times input port speed)

Most vendors have based their ATM switching products on


the well-established “good” designs

(e.g., banyan-based or shared memory) 10


22/5/2023
Shared-medium Packet Switch

INPUT 1 OUTPUT 1
S/P AF FIFO P/S

TIME DIVISION BUS


INPUT 2 OUTPUT 2
S/P AF FIFO P/S

...
...
...

...
...
...

INPUT N OUTPUT N
S/P AF FIFO P/S

22/5/2023 11
Fast-Packet Switches
What Does Fast Packet Switching Mean?
Fast packet switching is one method for message transmission on
networks.
It is a specific kind of packet switching that relies on a new, modern
concept for data transmission, in contrast to traditional methods like
circuit switching.
Due to its protocol transparent nature a Fast Packet Switch (FPS)
approach uses technology which can handle all types of transmission
providing much higher transmission speeds within the 150 to 600
megabits per second range.

22/5/2023 12
Fast-Packet Switches

FPS is a variant of packet switching that increases the


throughput by eliminating overhead associated with flow control
and error correction functions,
which are either offloaded to upper layer networking protocols
or removed altogether.
ATM and Frame Relay are two major implementations of fast
packet switching.

22/5/2023 13
Space-Division Switching (1)
 Spatial multiplexing or space-division multiplexing (often abbreviated SM, SDM or SMX)
 It is a multiplexing technique in MIMO wireless communication, fiber-optic
communication and other communications technologies

 Used to transmit independent channels separated in space


 The switching system where any channel of one of its incoming PCM highway is
connected to any channel of an outgoing PCM highway,
where both of them are spatially separated is called the Space Division Switching.

 Single-stage: Dedicated witching element for a specific pair of inlet-outlet.


 Multi-stage: Switching elements shared by inlet-outlet pairs.
 A Common feature: Switching elements involved in a connection serve only one
speech circuit to pass through continuous speech signal.
Space-Division Switching (2)
 Connecting two channels that are separated in
space

 Those independent channels

 Can be mechanical and/or electronic.

 Several problems:
• Slow

• Bulky with lots of interconnect


wiring

• Subject to cross-talk
Space-Division Switching (3)

Crossbar Switching
 The Crossbar switching systems have hard-wired control subsystems which use
relays and latches.
 These subsystems have limited capability and it is virtually impossible to modify
them to provide additional functionalities .
 Crossbar switching became popular in the 1940’s and is still used in some places
today.
 Uses a simple rectangular matrix.
Actuators are operated at incoming circuits and outgoing circuits to make
metallic contact and form the desired connection.
Space-Division Switching (4)
Summary
 The switching scheme used by the electronic switching systems may be either
Space Division Switching or Time Division Switching.
 In space division switching, a dedicated path is established between the calling and
the called subscribers for the entire duration of the call.
 In time division switching, sampled values of speech signals are transferred at fixed
intervals.
 The time division switching may be analog or digital.
 In analog switching, the sampled voltage levels are transmitted as they are.
 However, in binary switching, they are binary coded and transmitted.
 If the coded values are transferred during the same time interval from input to output,
the technique is called Space Switching.
 If the values are stored and transferred to the output at late a time interval, the
technique is called Time Switching.
 A time division digital switch may also be designed by using a combination of space
and time switching techniques.
Thank You !
22/5/2023 15

Common questions

Powered by AI

Space-division switches can transmit multiple channels simultaneously along separate paths, which is advantageous for channels that are spatially separated. This allows for potentially higher data throughput without waiting for time slots as in time-division switching, although it requires more complex wiring and can experience issues like cross-talk .

A shared memory switch requires fewer buffers for a given cell loss rate compared to other switching designs because of its centralized memory management. This allows for efficient buffer sharing among multiple input ports, optimizing memory usage and reducing the likelihood of cell loss due to buffer exhaustion .

Centralized memory management in a shared-memory switch enhances efficiency by allowing all incoming cells to be stored and managed within a single memory buffer, which reduces buffer requirements and allows high throughput and low delay by centrally controlling the retrieval and distribution of cells to output ports .

While the document does not specifically mention PON systems, in similar centralized control systems like shared memory switches, the benefits include improved efficiency in managing data traffic, optimal utilization of network resources, and reduced latency in directing data paths, due to centralized decision-making and resource allocation .

Time division switches achieve optimal throughput and delay performance by using a design where all input ports can simultaneously store cells in a shared memory or bus in each time slot. This design reduces the waiting time for cells destined for output ports, thus minimizing delay and maximizing throughput for each cell time slot .

Shared-medium switches use a common bus to handle incoming data, meaning all cells must pass over this bus to reach output ports. In contrast, shared-memory switches use a central memory buffer that receives and queues incoming cells before directing them to output ports, allowing for dedicated memory management but requiring faster memory access speeds .

Spatial multiplexing enhances communication technologies by allowing independent channels to be transmitted over separate spatial paths, which increases data throughput without increasing frequency or bandwidth use. It is commonly applied in MIMO wireless, fiber-optic communications, and other systems requiring efficient use of space-division multiplexing .

Fast packet switching differs from traditional circuit switching by using a modern concept of data transmission that is protocol transparent, allowing higher transmission speeds ranging from 150 to 600 megabits per second. It eliminates overhead associated with flow control and error correction, which are offloaded to higher layer protocols .

Shared-memory switch designs face challenges due to the requirement for a very fast central controller and memory bandwidth, which must be at least N times the speed of input ports. The switch size is limited by memory read/write access time that must be shorter than 1/2N of the cell slot, necessitating high memory speed for storing and retrieving cells efficiently .

Crossbar switching, while useful in creating dedicated pathways, confronts challenges such as being slow, bulky with extensive wiring, and prone to cross-talk. Modern electronic switching systems, in contrast, can adapt more dynamically and reduce physical complexity by using speedier electronic components .

You might also like