9

3
5

46
3B

97
4F

88
Paper / Subject Code: 51223 / Digital System Design

3A

99
E4
FF

5F

46
3B

97
4F

88
5A

3A

99
E4
FF

5F
78

46
3B
4F

8
5A
15

48

A
FF

5F
EA

3
57

3B
F

8
A
78

8
4
1

4
F

5F
Time: 3 Hrs Max. Marks: 80

8
9D

E
F
7
E

3B
4F

88
5A
5
78
97

A1

E4
FF

5F
78
9D
99
=====================================================================

4F

88
5A
15
46

8
7

7
Solve any four Questions out of five

4
FF
EA

8
3A

9D
9
Q. 1.

E
7
9

4F
5A
5
6

8
3B

97

1
4

F
EA
Perform the following conversion [5]

78
3A

D
9
5F

AF
9

79
i) 

4F
5
A

46

8
B
88

A1

85
D7
99

FF
3

3A
ii) (C0DE)16 = (?)10 = (?)8
E4

5F

7
E
9

5A
5
6

78
3B

7
4F

8
Write entity declaration constructs in VHDL for AND, OR, NOT and EX-OR [5]

1
4

9
8

EA
B

78
3A

9D
99
4
FF

5F
gates.
E

5
6

8
3B

97
4F

88
5A

A1
4

D7
C Compare between Static and Dynamic RAM. [5]

99
E4
FF

F
78

8E
B3

79
D Convert S-R flip flop to J-K flip flop. [5]

5
6
F

8
A

A1
15

A4

D7
99
If FA,B,C, Dm0,3,7,13,14,15d(1,6 )with its truth - table and

8
4

F3
[5]
5

E4
FF
EA

8E
9
B3

9
85
E
7

46

97
4F
5A
15

D7
78

express F in SOP form also draw the circuit diagram.

99
E4
FF

5F
EA

78
9D

B3

79
Q. 2. Solve the following

6
4F

88
A
15

A4
78

99
97

F3
5

4
F
EA

Implement the following function using, [10]

8
9D

69
99

FE

B3
AF

5
7

8
5

i) NAND gate ii) NOR gate

A4
46

8
97

48
F4

F3
1

5
7

A
EA

78
3A

9D
99

FE

B3
F

5
88
Y = (A + BC) (B + 𝐶̅ 𝐴)
A
15
46

78
3B

97

F4

F3
85

4
A
3A

D
99

FE
5F

AF

85
7

Convert the following into, Octal, Binary, BCD, Excess -3 [10]

E
9

5
46

8
3B

48
88

F4
1

5
D7

B
9

78
3A

99

FE
E4

5F

AF
8E
79

i) (396)10 ii) (4096)10

15
6
3B
F

88

F4
85
4

D7
9
F4

EA

Solve any Two Questions out of Three

3A

99
E4

5F

AF
Q.3.
57
9
AF

46

8
3B

7
F

88

A1

85
D7
9
F4
85

A Design a Gray- to-Binary code converter [10]

9
E4

5F

57
8E
9
B3

79
AF
57

B Explain the operation of twisted ring counter with neat diagram [10]
4F

88

A1
A4

7
99
3
A1

85

9D
E4
FF

5F

C Design full subtractor using half subtractor [10]

8E
69
3
57
8E

97
F

88
5A

Q. 4. Solve the following

A4

D7
F4

F3
A1
D7

99
4
8

A Explain Universal Shift register with neat diagram. [10]

E

B3

79
AF

5
57
8E

6
79

A4

Design a BCD – to – Excess 3 code converter using PLA

99
8

[10]
F4

B
F3
A1

85
D7

69
FE

3
AF

85
57
8E

Q. 5. Solve the following

79

A4
48
4

F3
A1

85
D7
99

FF

A Draw and explain 4- bit Johnson counter [10]

E

B3
85
57
8E
69

79

F
A

48
F4

F3
1

B Draw and explain master-slave J-K Flip Flop with neat diagram and truth [10]
5
A4

D7
99

EA

FE
AF

85
57

table
69
B3

79

78

48
4
1

85
A4

99

Q. 6. Solve the following

FF
EA
9D

FE
57
69
B3

5A

A Define and explain the following terms in case of logic families: [05]
78
97

F4
A1
A4
F3

78

i) Figure of merit ii) Fan-Out iii) Current and Voltage parameters

9D
99

AF
E
B3
85

5
46

iv) Noise Immunity

97

A1

85
7
48

F3

3A

D
99

B Minimize the following logic function [05]

57
E
FE

79
85

F(A, B,C, D) = (AB𝐶̅ D + 𝐴̅BCD + 𝐴̅𝐵̅ 𝐶̅ + 𝐴̅𝐵̅ 𝐷

̅ + 𝐴𝐶̅ + 𝐴𝐵̅ 𝐶 +̅𝐵
46

̅̅̅
8
3B

A1
D7
99
48

3A
5F

8E
69
FE

79

C Simplify the following expression using Boolean algebra [05]

3B
88

A4

D7
99
F4

Y ( A,B, C) = m(0,1,2,3,4,5,6,7)
E4

5F

9
B3

79
AF

6
4F

88

D Compare Moore and Mealy Machine with neat Diagram [05]

4

99
F3
85

3A
E4
FF

69
85
57

3B
4F
5A

A4
48

***************
FF

5F
78

FE

B3
88
5A
15

F4

F3
E4
EA

78

27749
AF

85
4F
15
78

48
85

FF
EA
9D

FE
57

5A
78

F4
A1

78
9D

AF

9D78EA15785AFF4FE4885F3B3A469997
8E

15