Scribd
Upload
8 views2 pages

Debugging Scan Pattern Simulation Mismatches

debug

Uploaded by

navya
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
8 views2 pages

Debugging Scan Pattern Simulation Mismatches

debug

Uploaded by

navya
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

Scan patterns serial simulation mismatches debugging:

In this mainly we will load the values of scan enable ,clocks and scan out pin where the failure should
been observed and also some random flops in the design

1) We can go through the transcript and find out where the mismatches are happening and then
mapped to the waveform but the best way is
2) When we are doing the simulation we will have design and testbench if we look at the
testbench we will have signals that we can use all of the signals start with_ these signals are
built by default into the testbench that is quite useful to debug the mismatch .

3)
4) Chain_test, compare_fail,cycle_count.pattern number,procedure sting,shift_count these are the
main signals we will add to the waveform and see the values and changed these to unsigned
values .
5) Compare fail tells us exact time where the mismatch happens we can see in the picture the first
simulation happens at 109 and where in the transcript also the first mismatch is at 109

6)
7) Cycle 109 is happening at pattern2 because we are unloading the values and the mismatch
happen at pattern1 and throun the other signals we can see that when the procedure is
happening during unload of pattern 4 we can see the mismatch.
8)

You might also like