0% found this document useful (0 votes)
16 views15 pages

nRF403 Single Chip RF Transceiver

Uploaded by

BaCres
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
16 views15 pages

nRF403 Single Chip RF Transceiver

Uploaded by

BaCres
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

PRODUCT SPECIFICATION

315/433 MHz Single Chip RF Transceiver nRF403


FEATURES APPLICATIONS
• True single chip FSK transceiver • Alarm and Security Systems
• Few external components required • Automatic Meter Reading (AMR)
• No set up or configuration • Home Automation
• No coding of data required • Remote Control
• 20kbit/s data rate • Surveillance
• 2 frequency bands • Automotive
• Wide supply range • Telemetry
• Very low power consumption • Toys
• Standby mode • Wireless Communication

GENERAL DESCRIPTION
nRF403 is a true single chip UHF transceiver designed to operate in the 433MHz ISM
(Industrial, Scientific and Medical) and 315 MHz frequency band. It features
Frequency Shift Keying (FSK) modulation and demodulation capability. nRF403
operates at bit rates up to 20kbit/s. Transmit power can be adjusted to a maximum of
10dBm. Antenna interface is differential and suited for low cost PCB antennas.
nRF403 features a standby mode which makes power saving easy and efficient.
nRF403 operates from a single +3 V DC supply.
As a primary application, nRF403 is intended for UHF radio equipment in compliance
with the European Telecommunication Standard Institute (ETSI) specification
EN 300 220-1 V1.3.1.

QUICK REFERENCE DATA


Parameter Value Unit
Frequency bands 433.92 MHz
315.16
Modulation FSK
Frequency deviation ±15 kHz
Max. RF output power @ 400Ω, 3V 10 dBm
Sensitivity @ 400Ω, BR=20 kbit/s, BER<10-3 -105 dBm
Maximum bit rate 20 kbit/s
Supply voltage 2.7 – 3.6 V
Receive supply current 250* µA
Transmit supply current @ -10 dBm output power 8 mA
Standby supply current 8 µA
Table 1. nRF403 quick reference data.

ORDERING INFORMATION
Type number Description Version
nRF403-IC 20 pin SSOIC A
Table 2. nRF403 ordering information.

*
The PWR_UP pin is used for power duty cycling. The duty-cycle is 2 % with a period of 200msec.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 1 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

BLOCK DIAGRAM

DOUT DEM LNA


10

TXEN
19 16
ANT1
FREQ 12
DIN ANT2
9 15

PWR_UP OSC PLL VCO PA


18

1 20 4 5 6 11

RF_PWR

VCO
INDUCTOR

LOOP
REFERENCE FILTER

Figure 1. nRF403 block diagram with external components.

PIN FUNCTIONS
Pin Name Pin function Description
1 XC1 Input Crystal oscillator input
2 VDD Power Power supply (+3V DC)
3 VSS Ground Ground (0V)
4 FILT1 Input Loop filter
5 VCO1 Input External inductor for VCO
6 VCO2 Input External inductor for VCO
7 VSS Ground Ground (0V)
8 VDD Power Power supply (+3-5V DC)
9 DIN Input Data input
10 DOUT Output Data output
11 RF_PWR Input Transmit power setting
12 FREQ Input Channel selection
FREQ=“0” ⇒ 433.92MHz
FREQ=“1” ⇒ 315.16MHz
13 VDD Power Power supply (+3V DC)
14 VSS Ground Ground (0V)
15 ANT2 Input/Output Antenna terminal
16 ANT1 Input/Output Antenna terminal
17 VSS Ground Ground (0V)
18 PWR_UP Input Power on/off
PWR_UP = “1” ⇒ Power up (Operating mode)
PWR_UP = “0” ⇒ Power down (Standby mode)
19 TXEN Input Transmit enable
TXEN = “1” ⇒ Transmit mode
TXEN = “0” ⇒ Receive mode
20 XC2 Output Crystal oscillator output

Table 3. nRF403 pin functions.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 2 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

ELECTRICAL SPECIFICATIONS
Conditions: VDD = +3V DC, VSS = 0V, TA= -25°C to +85°C
Symbol Parameter (condition) Min. Typ. Max. Units
VDD Supply voltage 2.7 3 3.6 V
VSS Ground 0 V
IDD Total current consumption
Receive mode 11 mA
Transmit mode @ -10 dBm RF power 8 mA
Stand by mode 8 µA
PRF Max. RF output power @ 400Ω load 10 dBm
VIH Logic “1” input voltage 0.7⋅VDD VDD V
VIL Logic “0” input voltage 0 0.3⋅VDD V
VOH Logic “1” output voltage (IOH = - 1.0mA) 0.7⋅VDD VDD V
VOL Logic “0” output voltage (IOL = 1.0mA) 0 0.3⋅VDD V
IH Logic “1” input current (VI = VDD) +20 µA
IL Logic “0” input current (VI = VSS) -20 µA
f1 433 MHz frequency band 433.92 MHz
f2 315 MHz frequency band 315.16 MHz
Dynamic range 90 dB
Modulation type FSK
∆f Frequency deviation ±15 kHz
fIF IF frequency 400 kHz
BWIF IF bandwidth 65 85 kHz
fXTAL Crystal frequency 4.0 MHz
Crystal frequency stability requirement 1) ±45 ppm
Sensitivity @ 400Ω,BR=20 kbit/s, BER < 10-3 -105 dBm
Bit rate 0 20 kbit/s
ZI Recommended antenna port differential impedance 400 Ω
Spurious emission Compliant with EN 300-220-1 V1.2.1 2)

Table 4. nRF403 electrical specifications.


1)
Maximum 5dB sensitivity degradation at temperature extremes. See also page 11.
2)
With a PCB loop antenna or a differential to single ended matching network to a 50Ω antenna.

ABSOLUTE MAXIMUM RATINGS


Supply voltages
VDD .............................. - 0.3V to +6V Power dissipation
VSS ................................................ 0V PD (TA=25°C)........................... 250mW

Input voltage Temperatures


VI ...................... - 0.3V to VDD + 0.3V Operating Temperature…. -25°C to +85°C
Storage Temperature…... -40°C to +125°C
Output voltage
VO ..................... - 0.3V to VDD + 0.3V

Note: Stress exceeding one or more of the limiting values may cause permanent
damage to the device.

ATTENTION!
Electrostatic Sensitive Device
Observe Precaution for handling

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 3 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

PIN ASSIGNMENT

XC1 1 20 XC2
VDD 2 19 TXEN
VSS 3 nRF403 18 PWR_UP
FILT1 4 20 pin SSOIC 17 VSS
VCO1 5 16 ANT1
VCO2 6 15 ANT2
VSS 7 14 VSS
VDD 8 13 VDD
DIN 9 12 FREQ
DOUT 10 11 RF_PWR

Figure 2. nRF403 pin assignment.

PACKAGE OUTLINE
nRF403, 20 pin SSOIC. (Dimensions in mm.)

20 19 18

E H

1 2 3

A1 A α

e b L

Package Type D E H A A1 e b L Copl. α


20 pin SSOIC Min 6.90 5.00 7.40 0.05 0.22 0.55 0°
0.65
(Wide) Max 7.50 5.60 8.20 2.00 0.38 0.95 0.10 8°

Figure 3. SSOIC-20 Package outline.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 4 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

IMPORTANT TIMING DATA


Timing information
The timing information for the different operations is summarised in Table 5.
(TX is transmit mode, RX is receive mode and [Link] is Standby mode.)

Change of Mode Name Max Delay Condition


TX è RX tTR 3ms Operational
RX è TX tRT 1ms mode
[Link]è TX tST 2ms
[Link]è RX tSR 3ms
VDD=0 è TX tVT 4ms Start-up
VDD =0 è RX tVR 5ms
Table 5 Switching times for nRF403.

Switching TX ↔ RX (operational mode).


When switching from RX-mode to TX-mode data (DIN) may not be sent before the
TXEN-input has been high for at least 1ms, see Figure 4(a).
When switching from TX-mode to RX-mode the receiver may not receive data
(DOUT) before the TXEN-input has been low for at least 3ms, see Figure 4(b).

RX to TX TX to RX
VDD VDD

PWR_UP PWR_UP

TXEN TXEN

DIN DOUT

1ms 3ms

ms ms
0 2 4 0 2 4
(a) (b)

Figure 4. Timing diagram for nRF403for switching from RX to TX (a)


and TX to RX (b).

Switching between standby and RX-mode (operational mode).


The time from the PWR_UP input is set to “1”, until the data (DOUT) is valid is tSR,,
see Table 5. Worst case tSR is 3ms for nRF403 as can be seen in Figure 5 (a).

Switching between standby and TX-mode (operational mode).


The time from the PWR_UP input is set to “1”, until the synthesised frequency is
stable is tST, see Table 5.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 5 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

[Link] to RX [Link] to TX

VDD VDD

PWR_UP PWR_UP

TXEN TXEN

DOUT DIN

3ms 1ms1ms

ms ms
0 2 4 0 2 4

(a) (b)
Figure 5 Timing diagram for nRF403 when going from standby to RX-mode (a) or
TX-mode (b).

Power up to transmit-mode (start-up).


To avoid spurious emission outside the ISM-band when the power supply is switched
on, the TXEN-input must be kept low until the synthesised frequency is stable, see
Figure 6 (a).

When enabling transmit-mode, TXEN-input should be high for at least 1 ms before


data (DIN) is transmitted, see Figure 6 (a).

VDD=0 to TX VDD=0 to RX

VDD VDD

PWR_UP PWR_UP

TXEN TXEN

DIN DOUT

3ms 1ms 5ms

ms ms
0 2 4 0 2 4 6

(a) (b)
Figure 6. Timing diagram for nRF403 when powering up to TX-mode (a)
or RX-mode (b).

Power up to receive mode (start up).


In transition from power up to receive mode, the receiver may not receive data
(DOUT) until VDD has been stable (VDD > 2.7 V) for at least 5ms, see Figure 6(b).
If an external reference oscillator is used, the receiver may receive data (DOUT) after
3ms.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 6 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

APPLICATION INFORMATION

Antenna input/output
The ANT1 and ANT2 pins provide RF input to the LNA (Low Noise Amplifier) when
nRF403 is in receive mode, and RF output from the PA (Power Amplifier) when
nRF403 is in transmit mode. The antenna connection to nRF403 is differential and the
recommended load impedance at the antenna port is 400Ω.

Figure 12 shows a typical application schematic with a differential loop antenna on a


Printed Circuit Board (PCB). The output stage (PA) consists of two open collector
transistors in a differential pair configuration. VDD to the PA must be supplied
through the collector load. When connecting a differential loop antenna to the
ANT1/ANT2 pins, VDD should be supplied through the centre of the loop antenna as
shown in Figure 12.

A single ended antenna or 50Ω test instrument may be connected to nRF403 by using
a differential to single ended matching network (BALUN) as shown in Figure 7, 433
MHz and 315 MHz operation.

27pF 15pF
470pF RF in/out 50 ohm 470pF RF in/out 50 ohm xxx
18nH 18nH
ANT1 ANT1

18nH 18nH
xxx nRF403 2.2pF nRF403

VDD VDD
ANT2 ANT2
18nH 18nH

27pF 470pF 15pF 470pF

a) 315MHz b) 433MHz

Figure 7. Connection of nRF403 to single ended antenna by using


a differential to single ended matching network for 433 and 315 MHz.

A single ended antenna may also be connected to nRF403 using an 8:1 impedance RF
transformer, both 315/433 MHz operation. The RF transformer must have a centre tap
at the primary side for VDD supply.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 7 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

RF output power
The external bias resistor R3 connected between the RF_PWR pin and VSS sets the
output power. The RF output power may be set to levels up to +10dBm. In Figure 8
the output power is plotted for power levels down to, but not limited to, -8.5dBm for a
differential load of 400Ω. DC power supply current versus external bias resistor value
is shown in Figure 9.

RF Output Power

10 22
8 27

6 33
39
4
47
Power [dBm]

2 56
0 68

-2 82
100
-4
120
-6
150
-8
180
-10
0 20 40 60 80 100 120 140 160 180 200
Ω]
Resistor Value [kΩ

Figure 8. RF output power vs. external power setting resistor (R3) for nRF403.

Total Chip Current

30,0

22
25,0
Current Consumption [mA]

27
20,0
33
39
15,0 47
56
68
82
10,0 100
120
150 180

5,0

0,0
0 20 40 60 80 100 120 140 160 180 200
Ω]
Resistor Value [kΩ

Figure 9. Total chip current consumption vs. external power setting resistor (R3) for
nRF403.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 8 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

PLL loop filter


The synthesiser loop filter is an external, single-ended second order lag-lead filter.
The recommended filter component values are: C3 = 820 pF, C4 =15 nF, and
R2 = 4.7 kΩ, see Figure 12.

VCO inductor
An external 22nH (433 MHz operation) or 47nH (315 MHz operation) inductor
connected between the VCO1 and VCO2 pins is required for the on-chip voltage
controlled oscillator (VCO). This inductor should be a high quality chip inductor, Q >
45 @ 433 MHz or 315 MHz, with a maximum tolerance of ± 2%. The following 22
nH and 47nH inductors (0603) are suitable for use with nRF403.

Vendors WWW address Part. no., Part. no.,


22 nH inductors, 0603 47 nH inductors, 0603
Pulse [Link] PE-0603CD220GTT PE-0603CD470GTT
Coilcraft [Link] 0603CS-22NXGBC 0603CS-47NXGBC
muRata [Link] LQW1608A22NG00 LQW1608A47NG00
Stetco [Link] 0603G220GTE 0603G470GTE
KOA [Link] KQ0603TE22NG KQ0603TE47NG
Table 6. Vendors and part no. for suitable 22nH and 47nH inductors.

See page 11 and 12 for PCB layout guidelines regarding placement of the inductor.

Crystal specification
To achieve an active crystal oscillator (XOSC) with low power consumption, certain
requirements apply for crystal loss and capacitive load.

The crystal specification is:

f= 4.0000 MHz Crystal parallel resonant frequency


Co ≤ 5 pF Crystal parallel equivalent capacitance
ESR ≤150 ohm . Crystal equivalent series resistance
C L ≤ 14 pF Total crystal load capacitance, including capacitance in PCB
layout.

For the crystal oscillator shown in Figure 10 the load capacitance becomes:

C1´⋅ C 2´
CL = ,
C1´ + C 2 ´ Where C1´ = C1 + CPCB1 and C2´ = C2 + CPCB2

C1 and C2 are 0603 SMD capacitors as shown in the application schematic, see
Figure 12 and Table 8. CPCB1 and CPCB2 are the layout parasitic capacitance on the
circuit board.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 9 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

Crystal Crystal
oscillator equivalent
Co
Internal

R
External
components
ESR Cs L

Crystal
C1 C2

Figure 10. Crystal oscillator and crystal equivalent.

Sharing a reference crystal with a micro-controller


Figure 11 shows circuit diagram of a typical application where nRF403 and a micro
controller share the reference crystal.

XC1
1.0M
R

nRF403
micro
controller C
X1 X2 XC2

5.6pF

C1 4.0 MHz C2
22pF 22pF

Figure 11. nRF403 and a micro-controller sharing the reference crystal.

The crystal reference line from the micro-controller should not be routed close to full
swing digital data or control signals.

Transmit/receive mode selection


TXEN is a digital input for selection of transmit or receive mode.
TXEN = “1” selects transmit mode.
TXEN = “0” selects receive mode.

Frequency band (315/433 MHz) selection


FREQ is a digital input for selection of either 433MHz or 315MHz frequency band
operation.
FREQ = “0” selects 433.92 MHz.
FREQ = “1” selects 315.16 MHz.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 10 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

Input Response
TXEN FREQ PWR_UP Frequency Mode
0 0 1 433 MHz RX
0 1 1 315 MHz RX
1 0 1 433 MHz TX
1 1 1 315 MHz TX
X X 0 -- Standby
Table 7. Required setting for standby and frequency band selection in RX and TX.

DIN (data input) and DOUT (data output)


The DIN pin is the input to the digital modulator of the transmitter. The input signal
to this pin should be standard CMOS logic level at data rates up to 20 kbit/s. No
coding of data is required.
DIN = “1” → f = f0 + ∆f
DIN = “0” → f = f0 - ∆f

The demodulated digital output data appear at the DOUT pin at standard CMOS logic
levels.
f0 + ∆f → DOUT=“1”,
f0 - ∆f → DOUT=“0”.

Power up
PWR_UP is a digital input for selection of normal operating mode or standby mode.
PWR_UP = “1” selects normal operating mode.
PWR_UP = “0” selects standby mode.

Frequency difference between transmitter and receiver


For optimum performance, the total frequency difference between transmitter and
receiver should not exceed 70 ppm (30 kHz). This yields a crystal stability
requirement of ±35 ppm for the transmitter and receiver. Frequency difference
exceeding this will result in a -12dB/octave drop in receiver sensitivity. The
functional frequency window of the transmission link is typically 450 ppm (200 kHz).

Example: A crystal with ±20 ppm frequency tolerance and ±25 ppm frequency
stability over the operating temperature has a worst case frequency difference of ±45
ppm. If the transmitter and receiver operate in different temperature environments, the
resulting worst-case frequency difference may be as high as 90 ppm. Resulting drop
in sensitivity due to the extra 20 ppm, is then approx. 5dB.

PCB layout and decoupling guidelines


A well-designed PCB is necessary to achieve good RF performance. A PCB with a
minimum of two layers including a ground plane is recommended for optimum
performance.

The nRF403 DC supply voltage should be decoupled as close as possible to the VDD
pins with high performance RF capacitors, see Table 8. It is preferable to mount a

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 11 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

large surface mount capacitor (e.g. 2.2 µF ceramic) in parallel with the smaller value
capacitors. The nRF403 supply voltage should be filtered and routed separately from
the supply voltages of any digital circuitry.

Long power supply lines on the PCB should be avoided. All device grounds, VDD
connections and VDD bypass capacitors must be connected as close as possible to the
nRF403 IC. For a PCB with a topside RF ground plane, the VSS pins should be
connected directly to the ground plane. For a PCB with a bottom ground plane, the
best technique is to have via holes in or close to the VSS pads.

Full swing digital data or control signals should not be routed close to the PLL loop
filter components or the external VCO inductor.

The VCO inductor placement is important. The optimum placement of the VCO
inductor gives a PLL loop filter voltage of 1.1 ±0.2 V, which can be measured at
FILT1 (pin4). For a 0603 size inductor the length between the centre of the
VCO1/VCO2 pad and the centre of the inductor pad should be 5.4 mm, see Figure 13
(c) (layout, top view), for a 2 layer, 1.6 mm thick FR4 PCB.

PCB layout example


Figure 13 shows a PCB layout example for the application schematic in Figure 12
(433.92 MHz operation). A double-sided FR-4 board of 1.6mm thickness is used. This
PCB has a continuous ground plane on the bottom layer. Additionally, there are
ground areas on the component side of the board to ensure sufficient grounding of
critical components. A large number of via holes connect the top layer ground areas to
the bottom layer ground plane. There is no ground plane beneath the antenna.

For more layout information, please refer to application note nAN400-05,


“nRF401 RF and antenna layout”.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 12 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

APPLICATION SCHEMATIC
+3V

R1
1M
C5 0603
2.2uF
1206

X1
C1 4.000 MHz C2
22pF 22pF
0603 0603

REFERENCE

U1
1 20
XC1 XC2
2 19
VDD TXEN TXEN C10
3 18
VSS PWR_UP PWR_UP 3.3pF
4 17
C4 FILT1 VSS 0603 R4
5 16
15nF VCO1 ANT1 18K aaaaaaaa
6 15
0603 VCO2 ANT2 0603
7 14 C11
VSS VSS
L1 8 13 C9 5.6pF
C3 VDD VDD
xxx 22nH 9 12 100pF 0603
820pF C6 C7 DIN DIN FREQ FREQ
0603 10 11 0603
0603 100nF 1nF DOUT DOUT RF_PWR
R2
4.7K 0603 0603 nRF403
0603 315/433MHz Single Chip RF Transceiver R3 C8
SSOIC20 22K 100pF
0603 0603 J1
PLL FILTER Loop antenna
25x15mm
Q=55

Figure 12. nRF403 application schematic (433 MHz).

Component Description Size Value Tolerance Units


C1 NP0 ceramic chip capacitor, (Crystal oscillator) 0603 22 pF
C2 NP0 ceramic chip capacitor, (Crystal oscillator) 0603 22 pF
C3 X7R ceramic chip capacitor, (PLL loop filter) 0603 820 pF
C4 X7R ceramic chip capacitor, (PLL loop filter) 0603 15 nF
C5 X7R ceramic chip capacitor, (Supply decoupling) 1206 2.2 µF
C6 X7R ceramic chip capacitor, (Supply decoupling) 0603 100 nF
C7 X7R ceramic chip capacitor, (Supply decoupling) 0603 1 nF
C8 NP0 ceramic chip capacitor, (Supply decoupling) 0603 100 pF
C9 NP0 ceramic chip capacitor, (Supply decoupling) 0603 100 pF
C10 NP0 ceramic chip capacitor, (Antenna tuning) 0603 3.3 ±0.1 pF
C11 NP0 ceramic chip capacitor, (Antenna tuning) 0603 5.6 ±0.25 pF
L1 VCO inductor, Q>45 @ 433 MHz 0603 22 ±2% nH
R1 0.1W chip resistor, (Crystal oscillator) 0603 1.0 MΩ
R2 0.1W chip resistor, (PLL loop filter) 0603 4.7 kΩ
R3 0.1W chip resistor, (Transmitter power setting) 0603 22 kΩ
R4 0.1W chip resistor, (Antenna Q reduction) 0603 18 kΩ
X1 Crystal - 4.000 MHz

Table 8. Recommended External Components (433 MHz).

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 13 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

a) Top silk screen b) Bottom silk screen

c) Top view d) Bottom view

Figure 13. PCB layout (example) for nRF403 with loop antenna (433 MHz).

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 14 of 18 July 2001
PRODUCT SPECIFICATION

nRF403 Single Chip RF Transceiver

DEFINITIONS
Data sheet status
Objective product specification This datasheet contains target specifications for product development.
Preliminary product This datasheet contains preliminary data; supplementary data may be
specification published from Nordic VLSI ASA later.
Product specification This datasheet contains final product specifications. Nordic VLSI ASA
reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
Limiting values
Stress above one or more of the limiting values may cause permanent damage to the device. These are stress
ratings only and operation of the device at these or at any other conditions above those given in the
Specifications sections of the specification is not implied. Exposure to limiting values for extended periods may
affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.

Table 9. Definitions.

Nordic VLSI ASA reserves the right to make changes without further notice to the
product to improve reliability, function or design. Nordic VLSI does not assume any
liability arising out of the application or use of any product or circuits described
herein.

LIFE SUPPORT APPLICATIONS


These products are not designed for use in life support appliances, devices, or systems
where malfunction of these products can reasonably be expected to result in personal
injury. Nordic VLSI ASA customers using or selling these products for use in such
applications do so at their own risk and agree to fully indemnify Nordic VLSI ASA
for any damages resulting from such improper use or sale.

Product specification: Revision Date: 13.07.2001.

Datasheet order code: 130701nRF403

All rights reserved ®. Reproduction in whole or in part is prohibited without the prior
written permission of the copyright holder.

Nordic VLSI ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone +4772898900 - Fax +4772898989
Revision: 1.1 Page 15 of 18 July 2001

You might also like