0% found this document useful (0 votes)
15 views4 pages

PWM Duty Cycle Clamp Implementation Guide

This document discusses implementing an accurate duty cycle clamp for a pulse width modulator (PWM) controller when a current sense transformer is used in a power supply application. It presents a simple delay circuit using passive components, a comparator, and MOSFET driver to clamp the maximum duty cycle. The circuit works by using resistors and a capacitor to delay the comparator activation, preventing the duty cycle from exceeding the desired maximum, such as 90%. Equations are provided to design the delay circuit for a given application. Waveforms are shown verifying the duty cycle is correctly clamped.

Uploaded by

armin rahmati
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
15 views4 pages

PWM Duty Cycle Clamp Implementation Guide

This document discusses implementing an accurate duty cycle clamp for a pulse width modulator (PWM) controller when a current sense transformer is used in a power supply application. It presents a simple delay circuit using passive components, a comparator, and MOSFET driver to clamp the maximum duty cycle. The circuit works by using resistors and a capacitor to delay the comparator activation, preventing the duty cycle from exceeding the desired maximum, such as 90%. Equations are provided to design the delay circuit for a given application. Waveforms are shown verifying the duty cycle is correctly clamped.

Uploaded by

armin rahmati
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Application Note

SLUA253 - January 2001

Accurate PWM Duty Cycle Clamp


Michael O’Loughlin System Power

ABSTRACT
Power supply applications using current sense transformers require a duty cycle clamp on
the pulse width modulator (PWM) to ensure transformer reset. Not all PWMs come with a duty
cycle clamp, presenting a problem for the power supply designer. This application note shows
how to implement a duty cycle clamp by using a simple delay circuit.

Contents
1 Duty Cycle Clamp Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2 Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

1 Duty Cycle Clamp Circuit


The circuit in Figure 1 can be used affectively to clamp the maximum duty cycle of PWM
controller. It is a simple delay circuit that consists of ten passive components, a diode, LM311
comparator and a MOSFET driver. Note there are two holdup/bypass capacitors for the UC3705
and the LM311 that are not shown in Figure 1.
RSENSE

10 kΩ
UCC3818

DRVOUT 16
FIXED 12–V SUPPLY
R1 CT
8.25 kΩ

R3
3 kΩ R4 8 5 6 R7
10 kΩ 750 kΩ
5 1
3
N.I. IN VO
C1 7
180 pF + 4 INV. IN OUT 2
2
R2 GND
3.57 kΩ LM311 UC3705T
R5 4 1 3
1.62 kΩ

R6
10 kΩ
UDG–01060

Figure 1. Maximum Duty Cycle Clamp Application

1
SLUA253

2 Theory of Operation
When the gate drive of the UCC3818 transitions from low to high resistors R1, R2 and capacitor
C1 form a timing delay to the LM311 comparator. When the threshold voltage of the comparator
is reached, it activates the UC3705 MOSFET driver. Resistors R4, R5, R6 and R7 along with the
LM311 form a hysteretic comparator that is required for circuit stability. Resistor R3 and diode
D1 provide a fast discharge path for C1 during circuit reset, which occurs when the gate drive
goes low.

2.1 Design Example


Resistors R1 and R2 attenuate the gate drive signal. Diode D1 and resistor R3 speed up the
turn off of the comparator. The following equations can be used to calculate the size of R2 and
R3. VRPEAK is the peak ramp voltage, which is selected to be 3.6 V. VGATE is the maximum gate
drive voltage of the UCC3818, which is approximately 12 V for this design. VD is the forward
diode drop of D1 and IGATE(max) is the maximum gate drive current that the PWM controller can
sink. For this design the IGATE(max) is 1.2 A and the diode used is a 1N4148, which has a forward
voltage drop of 0.7 V. R1 is selected to be a standard 8.25 kΩ resistor, giving R2 a value of
roughly 3.57 kΩ.
V RPEAK V * VD
R2 + R1 [ 3.57 kW , R3 + RPEAK [ 3W (1)
V GATE * V RPEAK I GATE(max)

Equation (2) is used to set up the LM311 comparator, where VFIXED_SUPPLY is the supply voltage
to the comparator and VTRIP is the comparator trip voltage. For this design example VTRIP was
selected to be 3 V and R6 was selected to be 10 kΩ. Note for this equation to hold true R4 must
be set to the same value as R6.

R5 + 1 V TRIP R6 [ 1.62 kW (2)


2 V FIXED_SUPPLY * V TRIP

After the components are selected, it is a good idea to check the hysteresis level to ensure the
comparator will turn on and off correctly. Equation (3) can be used to calculate the hysteresis
(VHYST) of this design example. For this design example, the hysteresis is approximately 1.5 V.

V FIXED_SUPPLY ǒR5 R6Ǔ


R5)R6
V HYST + [ 1.5 V (3)
R4 ) ǒR5 R6Ǔ
R5)R6

2 Accurate PWM Duty Cycle Clamp


SLUA253

After the comparator has been set up, component C1 can be selected using equations (4) and
(5), where tDELAY is the turn on delays of the LM311 and UC3705 less the turn off delays of the
comparator and MOSFET driver, tDELAY is roughly 100 ns. Variable DMAX is the maximum duty
cycle and fs is the PWM’s switching frequency. For this design example DMAX is set to 0.9 and
the switching frequency was selected to be 100 kHz.

t + ǒ1 * D MAXǓ fs * t DELAY + 900 ms, (4)

*t

ȱ V TRIP ȳ
ȧ
ln ȧ
V GATE ǒ R2 Ǔ
1*
(5)
Ȳ R1)R2 ȴ
C1 + [ 220 pF
R1 R2
R1)R2
Figure 2 shows that the duty cycle was clamped to roughly 90%. Channel 2 is the gate drive of
the UCC3818. Channel 1 is the output of the UC3705 gate driver. Channel 3 is the voltage at the
inverting input of the LM311 comparator and Channel 4 is the voltage at the non-inverting input
of the comparator.

UCC3818 Gate Drive Output


10 V / Div

UC3705 Gate Drive Output


10 V / Div

LM311 Inverting Input


5 V / Div

LM311 Inverting Input


5 V / Div

2 µs / Div

Figure 2. Clamping Waveforms

A duty cycle clamp on the PWM is required to reset a current transformer used in power supply
applications. If the PWM used in the design does not have a duty cycle clamp, such as the
UCC3818, additional circuitry will be required. This design example shows the duty clamp being
implemented with delay circuit and MOSFET driver.

Accurate PWM Duty Cycle Clamp 3


SLUA253

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third–party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright  2002, Texas Instruments Incorporated

4 Accurate PWM Duty Cycle Clamp

Common questions

Powered by AI

Design considerations for selecting the peak ramp voltage (VRPEAK) of 3.6 V and the maximum gate drive voltage (VGATE) of approximately 12 V involve ensuring compatibility with the PWM controller’s operational parameters. VRPEAK should be less than VGATE to fit within the allowable voltage range of the controller, and VGATE reflects the maximum output capability of the UCC3818 controller. These parameters are critical for setting the appropriate comparator trigger points and ensuring the proper functioning of the duty cycle clamp .

The equations provided help calculate resistor values by considering the operational parameters such as the peak ramp voltage VRPEAK, the maximum gate drive voltage VGATE, and the required threshold levels for the comparator. Equation (2) sets up the LM311 comparator, while further equations are used to determine the appropriate values for R2 and R3 based on these voltages, ensuring effective damping and discharge timing in the circuit .

The diode (D1) and resistor R3 provide a fast discharge path for capacitor C1 during circuit reset, which occurs when the gate drive signal goes low. This setup ensures that the comparator turns off swiftly, which aids in preparing the circuit for the next cycle and maintaining proper PWM operation .

The selection of capacitor C1 is crucial as it directly impacts the turn-on and turn-off delay in the circuit, thus affecting the timing accuracy of the duty cycle clamp. It is selected based on equations that account for the maximum duty cycle (DMAX), PWM switching frequency (fs), and total delay time (tDELAY), ensuring that the duty cycle does not exceed 90% .

The delay circuit contributes to the effectiveness of the duty cycle clamp by introducing a timing delay that limits the maximum duty cycle of the PWM controller. Resistors R1 and R2 along with capacitor C1 create a timing delay to the LM311 comparator, activating the UC3705 MOSFET driver at the appropriate moment. This setup prevents the PWM signal from exceeding the desired duty cycle limit, ensuring proper transformer reset .

Resistors R4, R5, R6, and R7 form a hysteretic comparator which is crucial for maintaining circuit stability. This configuration helps in achieving reliable on-off switching of the comparator, which is essential for the correct operation of the duty cycle clamp circuit .

The main purpose of implementing a duty cycle clamp in PWM-controlled power supply applications is to ensure the reset of current transformers used within these applications. Without a duty cycle clamp, the PWM may not ensure transformer reset, which is essential for maintaining the correct operation and reliability of the power supply .

The document suggests customers should ensure their design and testing processes are thorough and up-to-date to mitigate risks associated with using TI components. TI advises regularly verifying component specifications, implementing sufficient design safeguards, and understanding the limitations of TI's warranties. They also highlight the importance of not altering the provided documentation when reproducing it, as such actions could void warranties and result in misleading information .

It is important to check the hysteresis level to ensure the comparator turns on and off correctly, which is vital for the stability of the duty cycle clamp circuit. The hysteresis level is calculated using Equation (3), which considers the fixed supply voltage and the values of resistors R5, R6, and R4. For this design, the hysteresis is approximately 1.5 V .

Texas Instruments emphasizes the importance of customers ensuring safety and reliability in their applications by implementing adequate design and operating safeguards. They advise that any product or application using TI components should be thoroughly verified, particularly considering the company's disclaimer on not performing exhaustive testing on all parameters of each product. Additionally, TI stresses the need for customers to understand that their warranties apply only to specific conditions stated at the time of sale and that deviations could void these warranties .

You might also like