Scribd
Upload
89 views1 page

GTU Exam Computer Organization Question Bank

This document contains 30 questions related to computer organization and architecture that are often asked in exams. The questions cover a range of topics including register transfer language, instruction cycles, control units, addressing modes, RISC architecture, pipelining, virtual memory, cache memory, multiprocessors, and inter-processor communication. The level of detail required ranges from simple definitions and explanations to detailed diagrams and algorithms.

Uploaded by

Himil Prajapati
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
89 views1 page

GTU Exam Computer Organization Question Bank

This document contains 30 questions related to computer organization and architecture that are often asked in exams. The questions cover a range of topics including register transfer language, instruction cycles, control units, addressing modes, RISC architecture, pipelining, virtual memory, cache memory, multiprocessors, and inter-processor communication. The level of detail required ranges from simple definitions and explanations to detailed diagrams and algorithms.

Uploaded by

Himil Prajapati
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

Computer Organisation Most IMP Question Bank for GTU Exam

1. Define RTL. Explain how register transfer takes place in basic computer system.
7 Marks – 3 times
2. Explain Instruction cycle. 7 Marks – 3 times
3. Draw diagram of control unit of basic computer. With the help of diagram explain
instruction execution. 7 Marks – 3 times
4. Draw and explain basic computer instruction formats. 7 Marks – 2 times
5. Explain ADD, CLA, BUN, BSA Instructions. 7 Marks – 3 times
6. Explain how Input /Output can be performed using interrupts (Interrupt Cycle). 7 Marks
– 2 times
7. Draw a flowchart for first pass of an assembler and explain the same in brief. 7 Marks –
3 times
8. What is an assembler? With clear flowcharts for second pass, explain its working.
7 Marks – 3 times
9. Describe micro programmed control organization in detail. 4 Marks – 2 times
10. What is micro-programmed control architecture? 4 Marks – 2 times
11. Explain register stack and memory stack with neat sketches. OR Explain push and pop
operation on stack. OR State the differences between register stack and memory stack.
7 Marks – 5 times
12. How addressing mode is significant for referring memory? List and explain types of
addressing modes. 7 Marks – 6 times
13. Explain RISC. List its characteristics. 7 Marks – 4 times
14. Explain subroutine call and return. 4 Marks – 2 times
15. Explain Flynn’s classification of computer. 7 Marks – 4 times
16. Discuss four-segment instruction pipeline with diagram(s). OR Explain instruction
fetching, decoding and executing in pipeline processing. 7 Marks – 5 times
17. Explain Vector Processing. 4 Marks – 2 times
18. Explain Booth multiplication algorithm for multiplying binary integers in signed 2’s
complement representation. OR Examples of Booth algorithm. 7 Marks – 3 times
19. Explain addition and subtraction operations with signed 2’s complement integer data.
Support your answer by taking appropriate example(s). 7 Marks – 2 times
20. Develop an algorithm for multiplication of two binary numbers, which are stored as per
floating point representation. 7 Marks – 2 times
21. Write a detailed note on Direct Memory Access (DMA). 7 Marks – 2 times
22. Explain asynchronous data transfer using timing diagrams. 7 Marks – 3 times
23. Explain Daisy chain arbitration. 7 Marks – 3 times
24. Discuss associative mapping and direct mapping and set associative mapping in
organization of cache memory. 7 Marks – 4 times
25. What do you mean by address space and memory space in virtual memory? Also
explain the relation between address space and memory space in virtual memory.
7 Marks – 4 times
26. Explain Content Addressable Memory (CAM) OR Associative Memory. 4 Marks –
4 times
27. Describe cache coherence problem and its solutions in detail. 7 Marks – 3 times
28. Explain any two interconnection structures that make it possible to form a multiprocessor
system, with diagram. 7 Marks – 2 times
29. Explain clearly inter processor communication and synchronization in context of
multiprocessors. 7 Marks – 2 times
30. Discuss the differences between tightly-coupled multiprocessor and loosely-coupled
multiprocessor. 4 Marks – 2 times

You might also like