Opa 396
Opa 396
1 Features 3 Description
• Low IQ: 23.5 µA The OPA396 features a combination of high
• Gain bandwidth product: 1 MHz bandwidth (1 MHz) along with very low quiescent
• Low input bias current: 10 fA (typical) current (23.5 µA) in a high-precision amplifier. These
• Low offset voltage: ±100 µV (maximum) features combined with rail-to-rail input and output
• Low drift: ±1.2 µV/°C make this device an exceptional choice in high-gain,
• Low supply voltage operation: 1.7 V to 5.5 V low-power applications. Ultra-low input bias current of
• Input common mode range ±100 mV beyond rail 10 fA, 100 µV of offset (maximum), and 1.2 µV/°C of
• Fast slew rate: 1 V/µs drift over temperature help maintain high precision in
• High load capacitance drive ratiometric and amperometric sensor front ends that
• High output current drive: 60 mA have demanding low-power requirements.
• Rail-to-rail output
The OPA396 uses Texas Instrument's proprietary
• EMI/RFI filtered inputs
e‑trim™ operational amplifier technology, enabling a
• Small packages: SC70 and WCSP (Preview)
unique combination of ultra-low offset and low input
2 Applications offset drift without the need for any input switching or
auto-zero techniques. The CMOS-based technology
• Portable electronics
platform also features a modern, robust output stage
• Flow transmitter
design that is tolerant of high output capacitance,
• Blood glucose monitor
alleviating stability problems that are common in
• Process analytics (pH, gas, force, humidity)
typical low-power amplifiers.
• Temperature transmitter
• Pressure transmitter Device Information
• Medical sensor patches PART NUMBER PACKAGE(1) BODY SIZE (NOM)
• Building automation OPA396 SC-70 (5) 2.00 mm x 1.25 mm
• Wearable fitness and activity monitor
• Gas detector (1) For all available packages, see the package option
addendum at the end of the data sheet.
• Analog security camera
OPA396
+ ADS7042
Sensors CE
Bridges
Transducers RE
Electrochemical Cells
Photodiodes WE
OPA396
+ ADS7042
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
OPA396
SBOSA65 – JULY 2021 [Link]
Table of Contents
1 Features............................................................................1 8 Application and Implementation.................................. 17
2 Applications..................................................................... 1 8.1 Application Information............................................. 17
3 Description.......................................................................1 8.2 Typical Applications.................................................. 17
4 Revision History.............................................................. 2 9 Power Supply Recommendations................................21
5 Pin Configuration and Functions...................................3 10 Layout...........................................................................21
6 Specifications.................................................................. 4 10.1 Layout Guidelines................................................... 21
6.1 Absolute Maximum Ratings ....................................... 4 10.2 Layout Example...................................................... 21
6.2 ESD Ratings .............................................................. 4 11 Device and Documentation Support..........................22
6.3 Recommended Operating Conditions ........................4 11.1 Device Support........................................................22
6.4 Thermal Information ...................................................4 11.2 Documentation Support.......................................... 22
6.5 Electrical Characteristics ............................................5 11.3 Receiving Notification of Documentation Updates.. 22
6.6 Typical Characteristics................................................ 7 11.4 Support Resources................................................. 22
7 Detailed Description......................................................14 11.5 Trademarks............................................................. 22
7.1 Overview................................................................... 14 11.6 Electrostatic Discharge Caution.............................. 22
7.2 Functional Block Diagram......................................... 14 11.7 Glossary.................................................................. 23
7.3 Feature Description...................................................15 12 Mechanical, Packaging, and Orderable
7.4 Device Functional Modes..........................................16 Information.................................................................... 23
4 Revision History
DATE REVISION NOTES
July 2021 * Initial Release
+IN 1 5 V+
+
V± 2
±
±IN 3 4 OUT
Not to scale
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
Single-supply 6
VS Supply voltage, VS = (V+) – (V–) V
Dual-supply ±3
Common-mode (V–) – 0.5 (V+) + 0.5
Input voltage, all pins V
Differential (V+) – (V–) + 0.5
Input current, all pins ±10 mA
Output short circuit(2) Continuous Continuous
TA Operating temperature –55 150 °C
Tstg Storage temperature –65 150 °C
(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply
functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions.
If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully
functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Short-circuit to ground, one amplifier per package.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Voltage output RL = 10 kΩ 10
VO mV
swing from rail RL = 2 kΩ 40
TA = –40°C to +125°C, both rails, RL = 10 kΩ(1) 10
ISC Short-circuit current VS = 5.5 V 60 mA
Open-loop output
ZO f = 1 MHz, IOUT = 100 µA 4 kΩ
impedance
POWER SUPPLY
(1) Specification established from device population bench system measurements across multiple lots.
40 20
35 18
16
30
14
Amplifiers (%)
Amplifiers (%)
25 12
20 10
15 8
6
10
4
5 2
0 0
-50 -40 -30 -20 -10 0 10 20 30 40 50 -4 -3 -2 -1 0 1 2 3 4
Input Offset Voltage (PV) opa3
Offset Voltage Drift (PV/qC) C037
45 units
Figure 6-1. Offset Voltage Distribution Figure 6-2. Offset Voltage Drift Distribution (–40°C to +125°C)
300 100
75
200
50
Offset Voltage (PV)
100
25
0 0
-25
-100
-50
-200
-75
-300 -100
-50 -25 0 25 50 75 100 125 0 1 2 3 4 5
Temperature (qC) C042
Common-mode Voltage (V) C043
5 units 5 units
Figure 6-3. Offset Voltage vs Temperature Figure 6-4. Offset Voltage vs Common-Mode Voltage
1500 200
150
1000
100
Offset Voltage (PV)
500
50
0 0
-50
-500
-100
-1000
-150
-1500 -200
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6
Common-mode Voltage (V) C044 Supply Voltage (V) C041
30 units VS = 5.5 V 5 units VS = 5.5 V
Figure 6-5. Offset Voltage vs Common-Mode Voltage Figure 6-6. Offset Voltage vs Supply Voltage
140 240 30
Gain G= 1
120 Phase 200 G= 1
20 G = 10
100 160
80 120
10
Gain (dB)
Gain (dB)
Phase (q)
60 80
40 40
0
20 0
0 -40 -10
-20 -80
RL = no load
Figure 6-7. Open-Loop Gain and Phase vs Frequency Figure 6-8. Closed-Loop Gain and Phase vs Frequency
50 100
IB- IB-
40 IB+ 75 IB+
IOS IOS
30
50
Input Bias Current (fA)
Input Bias Current (fA)
20
25
10
0 0
-10 -25
-20
-50
-30
-75
-40
-50 -100
-1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 -2 -1.5 -1 -0.5 0 0.5 1 1.5 2
Common-mode Voltage (V) Common-mode Voltage (V) C052
C051
Figure 6-9. Input Bias Current vs Common-Mode Voltage Figure 6-10. Input Bias Current vs Common-Mode Voltage
100 2500
IB- IB-
75 IB+ IB+
IOS 2000 IOS
50
Input Bias Current (fA)
Input Bias Current (fA)
1500
25
0 1000
-25
500
-50
0
-75
-100 -500
-3 -2 -1 0 1 2 3 -3 -2 -1 0 1 2 3
Common-mode Voltage (V) Common-mode Voltage (V) C018
C019
36 60
32 54
28 48
42
24
Amplifiers (%)
Ampilfiers (%)
36
20
30
16
24
12
18
8 12
4 6
0 0
-100 -75 -50 -25 0 25 50 75 100 -100 -75 -50 -25 0 25 50 75 100
Negative Input Bias Current (fA) C020
Positive Input Bias Current (fA) C021
Figure 6-13. Negative Input Bias Current Distribution Figure 6-14. Positive Input Bias Current Distribution
6
10 IB 40qC
IB 5.4 25qC
IOS 85qC
4.8
125qC
Input Bias Current (pA)
4.2
Output Voltage (V)
1
3.6
3
0.1
2.4
1.8
0.01 1.2
0.6
0
-50 -25 0 25 50 75 100 125 0 10 20 30 40 50 60 70 80 90 100
Temperature (qC) C022 Output Current (mA) C045
Figure 6-15. Input Bias Current vs Temperature Figure 6-16. Output Voltage Swing vs Output Current
(Maximum Supply)
3 120
40qC PSRR
2.7 25qC PSRR
Power Supply Rejection Ratio (dB)
85qC 100
2.4
125qC
2.1
Output Voltage (V)
80
1.8
1.5 60
1.2
40
0.9
0.6
20
0.3
0 0
0 10 20 30 40 50 60 70 80 90 100 1 10 100 1k 10k 100k 1M
Output Current (mA) C046
Frequency (Hz) C031
Figure 6-17. Output Voltage Swing vs Output Current Figure 6-18. PSRR vs Frequency
(Maximum Supply)
20 40
17.5
Common-Mode Rejection Ratio (PV/V)
1000
100
10
Time (1 s/div) 100m 1 10 100 1k 10k 100k
C028 Frequency (Hz) C036
Figure 6-21. 0.1-Hz to 10-Hz Noise Figure 6-22. Input Voltage Noise Spectral Density vs Frequency
5 1 -40
Total Harmonic Distortion + Noise (dB)
0.1 -60
0.1 -60
Figure 6-23. THD+N Ratio vs Frequency Figure 6-24. THD+N vs Output Amplitude
30 34
32
24
Quiescent Current (PA)
18
28
26
12
24
6
22
0 20
0 1 2 3 4 5 6 -50 -25 0 25 50 75 100 125 150
Supply Voltage (V) C024
Temperature (qC) C025
5 units 5 units
Figure 6-25. Quiescent Current vs Supply Voltage Figure 6-26. Quiescent Current vs Temperature
10 1000
7.5
100
Output Impedance (k:)
5
Open Loop Gain (PV/V)
2.5
0 10
-2.5
-5 1
-7.5
-10 0.1
-50 -25 0 25 50 75 100 125 1 10 100 1k 10k 100k 1M 10M
Temperature (qC) Frequency (Hz) C047
C002
5 units
Figure 6-27. Open-Loop Gain vs Temperature Figure 6-28. Open-Loop Output Impedance vs Frequency
60 80
RISO = 0 : RISO = 0 :
55 RISO = 25 : RISO = 25 :
RISO = 50 : RISO = 50 :
50 60
Overshoot ( )
Overshoot ( )
45
40 40
35
30 20
25
20 0
10 100 1000 10 100 1000
Output Capacitance (pF) C016
Output Capacitance (pF) C017
G = +1 G = –1
Figure 6-29. Small-Signal Overshoot vs Capacitive Load Figure 6-30. Small-Signal Overshoot vs Capacitive Load
(10-mV Step) (10-mV Step)
VIN
VOUT
VIN
VOUT
VIN VIN
VOUT VOUT
Voltage (500 mV/div)
Voltage (5 mV/div)
G = +1
Figure 6-33. Negative Overload Recovery Figure 6-34. Small-Signal Step Response (10-mV Step)
VIN VIN
VOUT VOUT
Voltage (500 mV/div)
Voltage (5 mV/div)
G = –1 G = +1
Figure 6-35. Small-Signal Step Response (10-mV Step) Figure 6-36. Large-Signal Step Response (4-V Step)
VIN Falling
VOUT Rising
Voltage (500 mV/div)
Output (1 mV/div)
Time (5 Ps/div) Time (2 Ps/div)
C014 C033
G = –1
Figure 6-37. Large-Signal Step Response (4-V Step) Figure 6-38. Settling Time (1-V Positive Step)
90 7
Sourcing Vs=r2.75 V
85 Sinking 6 Vs=r0.85 V
80
Output Voltage (VPP)
5
Output Current (mA)
75
4
70
3
65
2
60
55 1
50 0
-40 -20 0 20 40 60 80 100 120 140 1 10 100 1k 10k 100k 1M
Temperature (qC) C026
Frequency (Hz) C008
Figure 6-39. Short-Circuit Current vs Temperature Figure 6-40. Maximum Output Voltage vs Frequency
140
120
100
EMIRR IN+ (dB)
80
60
40
20
0
10M 100M 1000M
Frequency (Hz) C007
7 Detailed Description
7.1 Overview
The OPA396 is a low-offset, low-power e-trim operational amplifier (op amp) that uses a proprietary offset trim
technique. This op amp offers ultra-low input offset voltage, drift and input bias current while achieving an
excellent bandwidth-to-quiescient-current ratio. The OPA396 operates from 1.7 V to 5.5 V, is unity-gain stable,
and is designed for a wide range of general-purpose and precision applications.
The output features an advanced output stage that tolerates high capacitive loading for solid and stable
performance. The OPA396 strengths make this device an excellent amplifier for high-impedance sensors, where
input bias current, offset voltage, and power consumption are critical.
7.2 Functional Block Diagram
1k
+IN ±
CORE
1k
±IN +
V±
1. Op amp input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the
supply or output pins.
2. The noninverting and inverting op amp inputs have symmetrical physical layouts and exhibit nearly matching
EMIRR performance.
3. EMIRR is more simple to measure on noninverting pins than on other pins because the noninverting
input terminal can be isolated on a PCB. This isolation allows the RF signal to be applied directly to the
noninverting input terminal with no complex interactions from other components or connecting PCB traces.
High-frequency signals conducted or radiated to any pin of the operational amplifier may result in adverse effects
because the amplifier does not have sufficient loop gain to correct for signals with spectral content outside the
bandwidth. Conducted or radiated EMI on inputs, power supply, or output may result in unexpected dc offsets,
transient voltages, or other unknown behavior. Make sure to properly shield and isolate sensitive analog nodes
from noisy radio signals, digital clocks, and interfaces.
The EMIRR +IN of the OPA396 is plotted versus frequency as shown in Figure 7-2. The OPA396 unity-gain
bandwidth is 1 MHz. EMIRR performance less than this frequency denotes interfering signals that fall within the
op amp bandwidth.
140
120
100
EMIRR IN+ (dB)
80
60
40
20
0
10M 100M 1000M
Frequency (Hz) C007
RLoad is a load resistor with a value that is normally specified by the sensor manufacturer (typically, 10 Ω). The
potential at WE is set by the applied VREF.
R1
CE
RLOAD R2
RE
VREF + U1
WE
OPA396
RF
RLOAD
VOUT
VREF +
U2
OPA396
CO Sensor
Model VCE
10 kŸ
CE
260 mF Ÿ
Ÿ 2.5 V
10 kŸ
RE
±
Ÿ VREF
+ OPA396
130 mF Ÿ
Ÿ 2.5 V
WE
±
VREF
+ OPA396
where
• VREF is the reference voltage (300 mV).
• VZERO is the concentration voltage (300 mV).
Next, calculate the maximum sensor current at highest expected concentration:
where
• ISENSMAX is the maximum expected sensor current.
• IPERPPM is the manufacturer specified sensor current in amperes per ppm.
• ppmMAX is the maximum required ppm reading.
Then, find the available output swing range greater than the reference voltage available for the measurement:
where
• VSWING is the expected change in output voltage.
• VOUTMAX is the maximum amplifier output swing.
Finally, calculate the transimpedance resistor (RF) value using the maximum swing and the maximum sensor
current:
RF = VSWING / ISENSMAX = 2.2 V / 20.7 µA = 106.28 kΩ (use 110 kΩ for a common value) (5)
VTIA
VCE
2.5 V ISENS
Voltage (1 V/div)
20 PA
102.4 kŸ
5V IOUT+
11.3 kŸ 14.3 kŸ
DAC + Ÿ
12 nF OPA396
1.98 kŸ Ÿ
IOUT±
8 48
7 VDAC 44
IOUT
6 40
5 36
Current ( 1 mA/div)
Voltage ( 1 V/div)
4 32
3 28
2 24
1 20
0 16
-1 12
-2 8
-3 4
-4 0
Time (1 ms/div)
C050
10 Layout
10.1 Layout Guidelines
Paying attention to good layout practice is always recommended. Keep traces short, and when possible, use
a printed-circuit board (PCB) ground plane with surface-mount components placed as close as possible to
the device pins. Place a 0.1-µF capacitor closely across the supply pins. These guidelines must be applied
throughout the analog circuit to improve performance and provide benefits, such as reducing the electromagnetic
interference (EMI) susceptibility.
10.2 Layout Example
VS
Minimize
RF CBYPASS parasitic
inductance by
placing bypass
-IN V+ capacitor close
to V+.
V-
+IN VOUT
Keep high OUT
impedance
input signal VIN Route trace
away from under package
noisy traces. for output to
feedback
resistor
connection.
Figure 10-1. OPA396 Layout Example
Note
These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed.
Download the free TINA-TI software from the TINA-TI website.
11.7 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
[Link] 31-Jul-2021
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
OPA396DCKR ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1JJ
OPA396DCKT ACTIVE SC70 DCK 5 250 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 1JJ
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
[Link] 31-Jul-2021
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
[Link] 1-Aug-2021
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
[Link] 1-Aug-2021
Pack Materials-Page 2
PACKAGE OUTLINE
DCK0005A SCALE 5.600
SOT - 1.1 max height
SMALL OUTLINE TRANSISTOR
C
2.4
1.8 0.1 C
1.4
B A 1.1 MAX
PIN 1 1.1
INDEX AREA
1 5
2X 0.65 NOTE 4
2.15
1.3 (0.15) 1.3
2 1.85
(0.1)
4
0.33 3
5X
0.23
0.1
0.1 C A B (0.9) TYP
0.0
0.15
GAGE PLANE 0.22
TYP
0.08
8 0.46
TYP TYP
0 0.26
SEATING PLANE
4214834/C 03/2023
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
[Link]
EXAMPLE BOARD LAYOUT
DCK0005A SOT - 1.1 max height
SMALL OUTLINE TRANSISTOR
PKG
5X (0.95)
1
5
5X (0.4)
SYMM
(1.3)
2
2X (0.65)
3 4
SOLDER MASK
SOLDER MASK METAL METAL UNDER OPENING
OPENING SOLDER MASK
4214834/C 03/2023
NOTES: (continued)
[Link]
EXAMPLE STENCIL DESIGN
DCK0005A SOT - 1.1 max height
SMALL OUTLINE TRANSISTOR
PKG
5X (0.95)
1
5
5X (0.4)
SYMM
(1.3)
2
2X(0.65)
3 4
(R0.05) TYP
(2.2)
4214834/C 03/2023
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
7. Board assembly site may have different recommendations for stencil design.
[Link]
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on [Link] or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated