03-09-2021 1
Module 1
Introduction to Microprocessor and its organization
General concept of microprocessor and architecture
Bus organization, Memory concepts
8085 microprocessor
Instruction execution and timings
Instruction Set
Interfacing I/O devices
Addressing modes
8085 interrupts
03-09-2021 2
Module 1
Introduction to Microprocessor and its organization
Lecture 5
Interrupts
03-09-2021 3
8085 microprocessor
9/3/2021 4
8085 microprocessor
Interrupts are the signals generated by the external devices to request the
microprocessor to perform a task.
Interrupts are classified into following groups:
(a) Software interrupt
(b) Hardware interrupt
(c) Vectored interrupt
(d) Non – vectored interrupt
(e) Maskable interrupt
(f) Non – maskable interrupt
9/3/2021 5
8085 microprocessor
(a) Software Interrupt
This interrupt is caused by the programmer. In this type of interrupt, the programmer
adds the instructions into the program to execute the interrupt.
There are 8 software interrupts in 8085.
Ex – RST0, RST1, RST2, RST3, RST4, RST5, RST6, and RST7.
(b) Hardware interrupt
This interrupt is caused by the external devices or peripherals.
There are 5 interrupt pins in 8085 used as hardware interrupts.
Ex – TRAP, RST7.5, RST6.5, RST5.5, INTR.
9/3/2021 6
8085 microprocessor
(c) Vectored interrupt
In this type of interrupt, the interrupt address is known to the processor.
Ex – RST7.5, RST6.5, RST5.5, TRAP.
(d) Non-Vectored interrupt
In this type of interrupt, the interrupt address is not known to the processor.
Ex – INTR.
9/3/2021 7
8085 microprocessor
(e) Maskable interrupt
In this type of interrupt, we can disable the interrupt by writing some instructions
into the program.
Ex - RST7.5, RST6.5, RST5.5.
(f) Non-Maskable interrupt
In this type of interrupt, we cannot disable the interrupt by writing some
instructions into the program.
Ex - TRAP.
Among the 5 hardware interrupts – TRAP has the highest priority.
Priority order is
TRAP > RST 7.5 > RST 6.5 > RST 5.5 > INTR
9/3/2021 8