TC4426/TC4427/TC4428: 1.5A Dual High-Speed Power MOSFET Drivers
TC4426/TC4427/TC4428: 1.5A Dual High-Speed Power MOSFET Drivers
Package Types
8-Pin MSOP/
PDIP/SOIC TC4426 TC4427 TC4428 8-Pin DFN-S* TC4426 TC4427 TC4428
NC 1 8 NC NC NC
NC 1 8 NC NC NC
IN A 2 TC4426 7 OUT A OUT A OUT A
GND 3 TC4427 6 VDD VDD VDD IN A 2 EP 7 OUT A OUT A OUT A
IN B 4 TC4428 5 OUT B OUT B OUT B GND 3 9 6 VDD VDD VDD
IN B 4 5 OUT B OUT B OUT B
Non-Inverting
Input
Effective 4.7V
Input C = 12 pF
(Each Input)
TC4426/TC4427/TC4428
GND
Note 1: TC4426 has two inverting drivers, while the TC4427 has two non-inverting
drivers. The TC4428 has one inverting and one non-inverting driver.
2: Ground any unused driver input.
DC CHARACTERISTICS
Electrical Specifications: Unless otherwise noted, TA = +25ºC with 4.5V VDD 18V.
Parameters Sym. Min. Typ. Max. Units Conditions
Input
Logic ‘1’, High Input Voltage VIH 2.4 — — V Note 2
Logic ‘0’, Low Input Voltage VIL — — 0.8 V
Input Current IIN -1.0 — +1.0 µA 0VVINVDD
Output
High Output Voltage VOH VDD – 0.025 — — V DC Test
Low Output Voltage VOL — — 0.025 V DC Test
Output Resistance RO — 7 10 IOUT = 10 mA, VDD = 18V
Peak Output Current IPK — 1.5 — A VDD = 18V
Latch-Up Protection IREV — > 0.5 — A Duty cycle2%, t 300 µs
Withstand Reverse Current VDD = 18V
Switching Time (Note 1)
Rise Time tR — 19 30 ns Figure 4-1
Fall Time tF — 19 30 ns Figure 4-1
Delay Time tD1 — 20 30 ns Figure 4-1
Delay Time tD2 — 40 50 ns Figure 4-1
Power Supply
Power Supply Current IS — — 4.5 mA VIN = 3V (Both inputs)
— — 0.4 VIN = 0V (Both inputs)
Note 1: Switching times ensured by design.
2: For V temperature range devices, the VIH (Min) limit is 2.0V.
3: Package power dissipation is dependent on the copper pad area on the PCB.
TEMPERATURE CHARACTERISTICS
Electrical Specifications: Unless otherwise noted, all parameters apply with 4.5V VDD 18V.
Parameters Sym. Min. Typ. Max. Units Conditions
Temperature Ranges
Specified Temperature Range (C) TA 0 — +70 °C
Specified Temperature Range (E) TA -40 — +85 °C
Specified Temperature Range (V) TA -40 — +125 °C
Maximum Junction Temperature TJ — — +150 °C
Storage Temperature Range TA -65 — +150 °C
Package Thermal Resistances
Thermal Resistance, 8L-6x5 DFN-S JA — 33.2 — °C/W
Thermal Resistance, 8L-MSOP JA — 206 — °C/W
Thermal Resistance, 8L-PDIP JA — 125 — °C/W
Thermal Resistance, 8L-SOIC JA — 155 — °C/W
100 100
2200 pF 2200 pF
80 80
1500 pF
1500 pF
tFALL (nsec)
tRISE (nsec)
60 60
1000 pF
1000 pF
40 40
470 pF
470 pF
20 20
100 pF 100 pF
0 0
4 6 8 10 12 14 16 18 4 6 8 10 12 14 16 18
VDD (V) VDD (V)
FIGURE 2-1: Rise Time vs. Supply FIGURE 2-4: Fall Time vs. Supply
Voltage. Voltage.
100 100
5V
5V
80 80
tFALL (nsec)
tRISE (nsec)
10V
60 60 10V
15V
15V
40 40
20 20
0 0
100 1000 10,000 100 1000 10,000
CLOAD (pF) CLOAD (pF)
FIGURE 2-2: Rise Time vs. Capacitive FIGURE 2-5: Fall Time vs. Capacitive
Load. Load.
60
80
C LOAD = 1000 pF CLOAD = 1000 pF
75
Propagation Delay (nsec)
40 55
50
tD2
45
30 40
tFALL 35 tD1
30
20 tRISE 25
20
4 6 8 10 12 14 16 18
10
–55 –35 –15 5 25 45 65 85 105 125 VDD (V)
Temperature (˚C)
FIGURE 2-3: Rise and Fall Times vs. FIGURE 2-6: Propagation Delay Time vs.
Temperature. Supply Voltage.
60 45
CLOAD = 1000 pF CLOAD = 1000 pF
55
Propagation Delay (nsec)
FIGURE 2-7: Propagation Delay Time vs. FIGURE 2-10: Propagation Delay Time vs.
Input Amplitude. Temperature.
4.0
V DD = 18V
3.5
IQUIESCENT (mA)
Both Inputs = 1
IQUIESCENT (mA)
1 3.0
Both Inputs = 1
2.5
Both Inputs = 0
0.1 2.0
4 6 8 10 12 14 16 18 –55 –35 –15 5 25 45 65 85 105 125
VDD TA (˚C)
FIGURE 2-8: Supply Current vs. Supply FIGURE 2-11: Supply Current vs.
Voltage. Temperature.
25 25
20 20
Worst Case @ TJ = +150˚C Worst Case @ TJ = +150˚C
RDS(ON) (Ω)
RDS(ON) (Ω)
15 15
5 5
4 6 8 10 12 14 16 18 4 6 8 10 12 14 16 18
VDD VDD
FIGURE 2-9: Output Resistance (ROH) vs. FIGURE 2-12: Output Resistance (ROL) vs.
Supply Voltage. Supply Voltage.
60 60
2 MHz 1000 pF
VDD = 18V VDD = 18V
50 50 2200 pF
900 kHz
ISUPPLY (mA)
40
ISUPPLY (mA)
40
100 pF
30 600 kHz 30
20 20
10 200 kHz
10
20 kHz
0 0
100 1000 10,000 10 100 1000
CLOAD (pF) FREQUENCY (kHz)
FIGURE 2-13: Supply Current vs. FIGURE 2-16: Supply Current vs.
Capacitive Load. Frequency.
60 60
2200 pF
VDD = 12V 2 MHz VDD = 12V
50 50
40 40
ISUPPLY (mA)
ISUPPLY (mA)
1000 pF
30 30
900 kHz
20 20 100 pF
600 kHz
10 10
200 kHz
20 kHz
0 0
100 1000 10,000 10 100 1000
CLOAD (pF) FREQUENCY (kHz)
FIGURE 2-14: Supply Current vs. FIGURE 2-17: Supply Current vs.
Capacitive Load. Frequency.
60 60
VDD = 6V VDD = 6V
50 50
ISUPPLY (mA)
40
ISUPPLY (mA)
40
30 30 2200 pF
2 MHz
20 20 1000 pF
900 kHz
10 600 kHz 10 100 pF
200 kHz
20 kHz
0 0
100 1000 10,000 10 100 1000
CLOAD (pF) FREQUENCY (kHz)
FIGURE 2-15: Supply Current vs. FIGURE 2-18: Supply Current vs.
Capacitive Load. Frequency.
–8
10
9
8
7
6
5
A • sec
–9
10
4 6 8 10 12 14 16 18
VDD
+5V
90%
Input
10%
3 0V
VDD 90%
tD1 90% tD2
Input: 100 kHz, Output tR tF
square wave,
tRISE = tFALL 10 ns 0V 10% 10%
Non-Inverting Driver
TC4426
EMF^^
1315
256
NNN
PIN 1 PIN 1
8-Lead MSOP (3x3 mm) Example
4426C
315256
XXXXXXXX TC4427
XXXXXNNN CPA^^NNN
1315
YYWW
TC4428C
OA^^YYWW
NNN 256
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line thus limiting the number of available characters
for customer specific information.
* Standard device marking consists of Microchip part number, year code, week code and traceability code.
!"#
$ 3&
'!&"
&
+
#*!(
!
!
&
+
%&&
#&
&&
244***'
'4
+
D e
L
b
N N
E E2
EXPOSED PAD
NOTE 1 1 NOTE 1
1 2 2
D2
A3 A1
NOTE 2
5&! 66--
'
!6'&! 7 78 9
7"')
%! 7 :
&
01
8
;
& : :/
&#%% /
1&&+
!! , -3
8
6
& /01
8
<#& - 01
-$
!
##6
& ,
-$
!
##<#& - ,
1&&<#& ) ,/ :
1&&6
& 6 / /
1&& & -$
!
## = > >
$
!"#
$%
&"
' ()"&'"!&)
&
#*&&
&
#
+
'
'
$
!
#&
)!&
#!
, +
!!*!"&
#
'
!#&
-./
012 0!'
!
&
$& "
!**&"&&
!
-32
%
'
!("!"*&"&&
(%%'&
"
!
!
* 1 0
8$
1RWH For the most current package drawings, please see the Microchip Packaging Specification located at
[Link]
UA
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
[Link]
/HDG3ODVWLF'XDO,Q/LQH3$PLO%RG\>3',3@
1RWH For the most current package drawings, please see the Microchip Packaging Specification located at
[Link]
D A
N B
E1
NOTE 1
1 2
TOP VIEW
C A A2
3/$1(
L c
A1
e eB
8X b1
8X b
.010 C
/HDG3ODVWLF'XDO,Q/LQH3$PLO%RG\>3',3@
1RWH For the most current package drawings, please see the Microchip Packaging Specification located at
[Link]
DATUM A DATUM A
b b
e e
2 2
e e
Units INCHES
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e .100 BSC
Top to Seating Plane A - - .210
Molded Package Thickness A2 .115 .130 .195
Base to Seating Plane A1 .015 - -
Shoulder to Shoulder Width E .290 .310 .325
Molded Package Width E1 .240 .250 .280
Overall Length D .348 .365 .400
Tip to Seating Plane L .115 .130 .150
Lead Thickness c .008 .010 .015
Upper Lead Width b1 .040 .060 .070
Lower Lead Width b .014 .018 .022
Overall Row Spacing § eB - - .430
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
[Link]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
[Link]
"
%
&%'(()*+,- !"%./#
$ 3&
'!&"
&
+
#*!(
!
!
&
+
%&&
#&
&&
244***'
'4
+
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
QUALITY MANAGEMENT SYSTEM Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
CERTIFIED BY DNV Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
== ISO/TS 16949 ==
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.