Scribd
Upload
13 views1 page

Digital Logic Quiz Questions

This document contains 10 multiple choice quiz questions about computer science topics including: decimal conversion, binary complement, Boolean expressions, logic gates, adders, latches, flip-flops and more. Each question has 4 possible answer choices (a, b, c, or d).

Uploaded by

Hamza Mustafa
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
13 views1 page

Digital Logic Quiz Questions

This document contains 10 multiple choice quiz questions about computer science topics including: decimal conversion, binary complement, Boolean expressions, logic gates, adders, latches, flip-flops and more. Each question has 4 possible answer choices (a, b, c, or d).

Uploaded by

Hamza Mustafa
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

Quiz Questionnaire:

1. The decimal equivalent of 1000 is


(a) 2 (b) 4 (c) 6 (d) 8
2. The 1’s complement of 11110000 is
(a) 11111111 (b) 11111110 (c) 00001111 (d) 10000001
3. The Boolean expression A + B + C is
(a) a sum term (b) a literal term (c) an inverse term (d) a product term
4. According to the associative law of addition,
(a) A + B = B + A (b) A = A + A (c) (A + B) + C = A + (B + C) (d) A + 0 = A
5. A 4-variable Karnaugh map has
(a) four cells (b) eight cells (c) sixteen cells (d) thirty-two cells
6. A half-adder is characterized by
(a) two inputs and two outputs (b) three inputs and two outputs
(c) two inputs and three outputs (d) two inputs and one output
7. Data distributors are basically the same as
(a) decoders (b) demultiplexers (c) multiplexers (d) encoders
8. A full-adder is characterized by
(a) two inputs and two outputs (b) three inputs and two outputs
(c) two inputs and three outputs (d) two inputs and one output
9. An active HIGH input S-R latch is formed by the cross-coupling of
(a) two NOR gates (b) two NAND gates (c) two OR gates (d) two AND gates
10. A flip-flop is SET when
(a) J = 0, K = 0 (b) J = 0, K = 1 (c) J = 1, K = 0 (d) J = 1, K = 1

You might also like