Scribd
Upload
8 views1 page

16-bit Variable Stage Carry Skip Adder

This document proposes a new 16-bit high speed variable stage carry skip adder. It analyzes fixed and variable stage carry skip adder configurations. The proposed adder has 7 stages, with the first and last being 1 bit each and the middle stage being the largest. This design reduces delay by 61.75% and power consumption by 8% compared to existing variable stage carry skip adders. It is suitable for high speed, low power arithmetic circuits.

Uploaded by

palagani muralibabu
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
8 views1 page

16-bit Variable Stage Carry Skip Adder

This document proposes a new 16-bit high speed variable stage carry skip adder. It analyzes fixed and variable stage carry skip adder configurations. The proposed adder has 7 stages, with the first and last being 1 bit each and the middle stage being the largest. This design reduces delay by 61.75% and power consumption by 8% compared to existing variable stage carry skip adders. It is suitable for high speed, low power arithmetic circuits.

Uploaded by

palagani muralibabu
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

A New 16-bit High Speed and Variable Stage

Carry Skip Adder

ABSTRACT

Adders are basic integral part of arithmetic circuits.

The adders have been realized with two styles: Fixed stage size and Variable

stage size. In this project, fixed stage and variable stage carry skip adder

configurations have been analyzed and then a new 16-bit high speed variable

stage carry skip adder is proposed by modifying the existing structure. The

proposed adder has seven stages where first and last stage are of 1 bit each, it

keeps increasing steadily till the middle stage which is the bulkiest and hence is

the nucleus stage. The delay and power consumption in the existing adder is

reduced by 61.75% and 8% respectively. The existing adder is implemented and

simulated using 90 nm CMOS technology in Cadence Virtuoso. The existing

adder in this work is suitable for high speed and low power VLSI based

arithmetic circuits and Aim is to enhance the VLSI parameters.

Keywords— carry skip; variable stage; fixed stage

You might also like