SLG Fault Analysis in Delta/Wye Transformers
Uploaded by
Taylor MartinezSLG Fault Analysis in Delta/Wye Transformers
Uploaded by
Taylor MartinezCommon questions
Powered by AIZero current in phase 'c' occurs when the delta side of the transformer lags the wye side by 30 degrees, leading to current distribution between phases a & b on the delta side. This configuration originates from the symmetrical component network's structure and the inherent phase shifts introduced by the delta-wye transformation .
The delta-wye transformer introduces a phase shift, causing differences in fault current distribution. When the delta side lags the wye-connected side by 30 degrees, a fault on the wye side leads to current flow between phases a & b on the delta side, with no current in Phase ‘c’. Conversely, if the delta side leads by 30 degrees, the current flows between phases a & c, with no current in Phase ‘b’ .
Energy balance is verified by checking whether the sum of the phase powers at the sending end matches the receiving end. In the case of a 90/(-4j) per unit power, along with the respective positive and negative sequence components, the power calculations ensure the three-phase power at the sending end aligns with that at the receiving end, confirming that power conservation is maintained despite the phase transformations and shifts introduced by the transformer .
To account for phase shift errors, it is crucial to include the inherent 30-degree phase shift due to the delta-wye transformation in calculations. Analyzing the fault in both positive and negative sequence modes ensures accurate representation of phase relationships, preventing misinterpretation of current distributions. Correctly mapping phase angles reflects the true electrical behavior under fault conditions .
Neglecting resistances and considering only reactive impedances simplifies the fault analysis by focusing solely on the reactive power components. In this case, the symmetrical component approach shows the faulted phase current is -15 j A, assuming j1 ohm impedance, while unfaulted phases have zero current. This simplification aids in understanding the phase relationships without complex impedance interactions .
In an SLG fault condition for a delta/wye transformer, the symmetrical component networks are connected in series as seen from the fault location. Assuming j1 ohm reactive impedance for each element, the current at the fault location on the faulted phase is calculated as 90/(-6j) = 15 A . Moreover, the unfaulted phases have zero current .
The error arises from inaccurately predicting the current flow paths in the delta-side phases when phase shifts are ignored. Without accounting for a 30-degree phase shift, conclusions about which phases carry current and which remain inactive can be incorrect, leading to flawed fault analysis. For instance, analyses might mistakenly predict current in a phase where it should be zero, fundamentally altering fault response expectations .
This occurs due to the phase shift introduced by the delta-wye transformation. In a case where the phase a fault is on the wye side, specific current paths in the delta side result from the 30-degree phase shift causing currents to redistribute among the remaining delta phases. This generally leads to current flow between a & b if lagging or a & c if leading, depending on which side of the transformer leads or lags .
There is an expected zero current in one phase during an SLG fault due to the symmetrical nature of the delta-wye transformer connections and the resulting phase shifts. The fault results in a redistribution of currents where two phases carry fault currents, while the third remains unaffected due to the phase shift and symmetrical component constraints, as dictated by the transformer design. This behavior reflects the inherent balance maintained by the transformer under SLG faults .
Sequence network selection directly impacts the analysis by determining how the symmetrical components—positive, negative, and zero sequences—are interconnected in fault conditions. For the given SLG fault configuration, using sequence networks with j1 ohm impedance allows modeling the fault effects accurately, as they dictate the flow and distribution of fault currents across the affected and unaffected phases .