RO"" #O.
(d) (1) Explain Look Ahead Carry Adder. (2) What is Universal shift Register? Explain it. OR (1) Design a circuit hich converts Excess!" to #CD (2) $%ple%ent full su&tractor using de%ultiplexer (e) (1) 'i%plify the follo ing function using (a&ular )ethod. *+A, #, C, D- . /%+0, 1, 2, 30, 34- 5 d +4, 6, 33(2) Using 78R 9ate, construct E:!8R 9ate OR A se;uential circuit has t o flip flop +A,#- t o inputs +:,<- and an output =. (he flip flop input functions and output function are as follo s >A . :#5<?#? @A . :<?#? ># . :A? @# . :<?5A = . :<A5:?<?# ( 1 ) Dra the state ta&le. ( 2 ) Dra the state diagra%. ( 3 ) 8&tain the next state e;uation of flip flop ( 4 ) Dra the logic diagra%
$.". %A&A& '#S('()(! O* (!CH#O"O$+ , -A#A$!-!#(. $R!A(!R #O'DA %. (!CH (Se/e01er 3rd) (%ranch !C) (Sec1i2n %)
PR! )#'3!RS'(+ (!S( (!C 342) Digi1a5 De0ign
*ac651y #a/e7 Arvind K6/ar Singh (i/e7 3744 Hr0. #21e7 (i) (ii) (iii) (iv) (v) (vi) -a8. -ark07 144
#2 016den1 9i55 be a5529ed 12 5eave 1he e8a/ina1i2n R22/ be:2re end 2: e8a/. )0e b5ack pen 2r 6nder5ine 12 high5igh1 1he /a;2r heading0 and key n21i2n 2: 1he an09er. Diagra/ 0h265d be nea1 and c5ean. (ry 12 9ri1e 1he an09er in 0e<6ence -en1i2n =6e01i2n n6/ber>0ec1i2n c2rrec15y. )nder5ine /ain p2in10 2: 1he an09er.
1.
Sec1i2n A A11e/p1 a55 06b<6e01i2n0.
2?14@24
(a) Aerfor% the division ithout changing the &ase. +3330303-4 B +3003-4 (b) Co%plete the hexadeci%al se;uence ECA, ECC, !!!!, !!!!, !!!!, !!!! (b) Write the excitation ta&le of 'R, >@, D, and ( flip flop.
Prepared by ( Arvind Kr. Singh)
Checked by (HOD !C!)
(d) What is the difference &et een co%&inational and 'e;uential circuits, asynchronous and synchronous counter? (e) Write the characteristic ta&le of Latch using 7and 9ate. (:) Design )8D!D synchronous counter using D flip flop. (g) What is race around condition in > @ flip flop? (h) What are the types of haEard in logic circuitsA
(i) Define critical race and noncritical race? (;) Write a short note on digital design. Sec1i2n % 2. A11e/p1 a55 06b<6e01i2n0. (a) 'i%plify the follo ing function using @!)ap. *+ ,x,y,E- . / + 0,4,6,2,C,33,3",3F,36,32,44 d+ ,x,y,E- . / + D,30,34,3D,40,46,42,"0 (b) Design a #CD Adder using parallel adder and logic gates. (c) What is Register? Explain %odes of operation of 'hift register. (d) Explain Ga%%ing eight and Ga%%ing distance. Construct the Ga%%ing code if, 2!&it data 30303033 is transfor%ed. Use even parity. (e) Explain the se%iconductor %e%ory and classification. Sec1i2n C 3. A11e/p1 a55 06b<6e01i2n0. 14?C@C4 ith the definition B?C@34
(b) (1)What is %ultiplexer? $%ple%ent the given function using 4H3 )U: *+A,#,C,D- . I%+0,3,",D,1,2,C,33,3D,3F(2) Convert 'R flip flop to ( flip flop OR Design an asynchronous se;uential circuit ith t o inputs : and< and ith one output =. Whenever < is 3, input : is transfor%ed to =. When < is 0, the output does not change for any change in :. (c) (1) Design a co%&inational syste% that produces the product of 4 #inary nu%&er A. A"A4A3A0 and #. #"#4#3#0
(2)
Design and Explain D!&it %agnitude co%parator using logic gates. OR
(1)
Design an asynchronous upJdo n counter for "!&it. Explain it ith the proper ti%ing diagra%. Dra the A') chart for the follo ing 'tate Diagra%.
(2)
(a) (1)What is priority Encoder? Explain ith an exa%ple. (2)What is race around condition?.Explain the solution. OR What is AR8), ALA, AAL? Design a #CD to seven seg%ent decoder using ALA