INTRODUCTION TO EMBEDDED

SYSTEMS (2ECOE03)
Dr. Viranchi C. Pandya
Assistant Professor
EC Department
Institute of Technology
Nirma University
 Inside The Microprocessor
• Internally, the microprocessor is made up of 3 main units.
– The Arithmetic/Logic Unit (ALU)
– The Control Unit.
– An array of registers for holding data while it is being manipulated.

2
 Execution of an Instruction
• To execute a program, the microprocessor “reads” each
instruction from memory, “interprets” it, then “executes” it.

• To use the right names for the cycles:

– The microprocessor fetches each instruction,
– decodes it,
– Then executes it.

• This sequence is continued until all instructions are

performed.
3
Architecture of Intel 8085
Microprocessor
Overall Interfacing with Memory
8086 MICROPROCESSOR
8086 Block Diagram

I-10
 8086
Architecture
•The 8086 has two parts, the Bus Interface Unit (BIU) and the
Execution Unit (EU).

•The BIU fetches instructions, reads and writes data, and computes the
20-bit address.

• The EU decodes and executes the instructions using the 16-bit ALU.
• The BIU contains the following

registers: IP - the Instruction Pointer

CS - the Code Segment Register

DS - the Data Segment Register
SS - the Stack Segment Register
ES - the Extra Segment Register

The BIU fetches instructions using the CS and IP, written CS:IP, to contruct
the 20-bit address. Data is fetched using a segment register (usually the DS)
and an effective address (EA) computed by the EU depending on the
addressing mode.
I-9
Main Features of 8086
16 bit architecture Multiple Interrupt levels
20 bit addressing Minimum (single)/Maximum (multiple)
processing
Segmented memory mode Math coprocessor 8087 support
Improved instruction set 5 MHz clock speed
16 bit offset registers Backward compatible
Improved Flag register Foundation of x86 processor
80286 Microprocessor
Main Features of 80286
16 bit data bus Support for coprocessors 80287
24 bit address lines 8 MHz clock speed
Virtual Memory Mode Real mode (Single Processor)
mode
Memory segmentation More than 1 lakh transistors on
chip
Enhanced Instruction set Support for Multitasking feature
Protected Mode 4 MIPS support
Exception (Software Interrupts) 16 MB supported RAM
Handling
80386 Architecture
Main Features of 80386
32 bit Architecture Enhanced instruction set
32 bit data bus Built in Memory Management Unit
32 bit address bus External cache memory support
Virtual 8086 mode 32 bit General Purpose Registers
Protected 80386 mode 16 MHz to 33 MHz clock support
Multiple privilege level- Address up to 4 GB of Memory
Multitasking
Segmentation and paging Best selling up to previous
processors
80486 Architecture
Main features of 80486
32 bit architecture Multitasking and Multiprocessing
On chip L1 cache of 8 KB Introduction of multimedia
Instructions (MMX)
Dual pipelining support Different power management
modes
Enhanced instruction set Higher clock speed from 25 MHz to
100 MHz
On chip math coprocessor 80487 1.2 Million transistor on processor
Features of Intel Pentium Series
• L1 and L2 on chip cache memory
• Increased clock speed
• Data bus width up to 64 bits
• More stages pipelining structure
• Multithreaded application support
• More data buses in the system
• More pipelines in the system
• Floating point arithmetic support
Intel dual core/core 2 duo processors
• More than one processor core on system architecture
• Clock speed up to GHz
• L2 Cache memory portions are shared between two cores
• Integrated Graphics Processing Unit
• Each core will be having its own data bus
• External bus will be common between two cores
• 64 bit operation in core 2 duo
i3/i5/i7 Processor
• Quad core to octa core processor
• Multi tasking by hyper threading
• Clock speed up to 2 to 4 GHz
• Higher cache memory upto L3
• Integrated Ultra High Definition Graphics Processing Unit
• Dynamically change the speed of clock for power optimization
• Integrated memory controller unit
• VR Technology support processors
Microcontrollers
Choosing a Microcontroller
• Speed
• Packaging
• Power Consumption
• On chip RAM and Flash
• GPIO
• Timers
• Other Peripherals
• Easy upgradation
• Cost per unit
• Availability of assembler, debugger, emulator, technical support
• Readily available in market with needed quantities
How to select IoT Board? [Link]
• Determine application's requirements −
• kinds of sensors and actuators
• memory and processing power
• communication protocols and
• operating environment (temperature, humidity, etc.).
• Consider the MCU architecture −
• Different types of MCU architectures, such as 8, 16, and 32-bit.
• Depending on project's complexity and the memory and power
• Consider the communication protocols −
• wireless, Bluetooth, cellular, or Zigbee protocols
• Look at the available MCUs and other parameters-
• Select it based on other parameters like availability, cost, size, resources etc
• well-established ecosystem of development tools and a strong community of developers
 RISC and CISC Architecture
Reduced Instruction Set Complex Instruction Set
Computer (RISC) Computer (CISC)

Small, Simple, Fixed Size (95% are Instruction Set Complex, Variable Size, Multiple
executed in single instruction Operations in a single Instruction
cycle)

Fixed size instructions are divided Pipelining Difficult to implement pipelining

in multiple stages, Fast execution because of variable length
of instruction possible instructions

Operations are performed mainly Load store architecture Operations are performed directly
from register to register (Initially from memory
from Memory to register)

Compiler friendly Compiler independency

Large number of general Purpose Microcode within instructions for
registers various operations
Von Neumann and Harvard Architecture
Arduino Uno (ATmega328)
Main Features of Arduino
8 bit RISC Architecture Brownout Detection: For stability against Power Fluctuations
1 MHz to 20 MHZ Clock Speed Power Savings Modes for energy savings
2 KB of RAM, 32 KB of Flash Memory Boot loader support
23 GPIO Pins 3.3 V or 5 V operating voltage support
10 Bits ADC with 8 Multiplexed channels 6 PWM Channels
3 Timers/Counters for various applications 32 General Purpose Registers

• A beginner-friendly board with basic sensor interfacing capabilities

ESP32 Architecture
ESP32 Features
Dual core processor Built in security features
Wireless connectivity through Wi-fi and Flash memory
Bluetooth
Power Down Modes Integrated Temperature and Humidity
sensors
General Purpose Input Output pins RTOS Support
UART Development support for Arduino IDE
and others
I2C, PWM, ADC, DAC Over the air (OTA) updates
MSP 430 Architecture
MSP 430 Features
Ultra low power consumption modes Watch dog timers
(Three power down modes)
Mixed signal operations with inbuilt Inbuilt temperature and voltage sensors
ADCs and DACs
UART, I2C, SPI and USB support RTC support
Timers, GPIO and PWM support Variable clock support from few KHz to
MHz for low power consumption modes