Scribd
Upload
4 views3 pages

Contents

The document outlines a comprehensive study on low-power design techniques, particularly focusing on the Modified Feedback Sleeper Stack (MFSS) technique for D Flip-Flops. It includes a literature survey, project scope, methodology, design implementation, and simulation analysis. The findings aim to address challenges in conventional flip-flops and propose advancements for portable devices.

Uploaded by

alugumadhu111
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
4 views3 pages

Contents

The document outlines a comprehensive study on low-power design techniques, particularly focusing on the Modified Feedback Sleeper Stack (MFSS) technique for D Flip-Flops. It includes a literature survey, project scope, methodology, design implementation, and simulation analysis. The findings aim to address challenges in conventional flip-flops and propose advancements for portable devices.

Uploaded by

alugumadhu111
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd

CONTENTS

ABSTRACT i
LIST OF FIGURES ii
LIST OF TABLES iii
LIST OF ABBREVIATIONS iv
CHAPTER 1: INTRODUCTION 1-2
1.1 Background 1
1.2 Importance of Low-Power Design 1
1.3 Challenges in Conventional Flip-Flops 1
1.4 Modified Feedback Sleeper Stack (MFSS) Technique 2
1.5 Relevance to the Project 2
1.6 Conclusion 2
CHAPTER 2: LITERATURE SURVEY 3-7
2.1 Overview 3
2.2 Design of Low-Power, High-Speed CMOS D Flip-Flop Using
Supply Voltage Level (SVL) Methods 3
2.2.1 Problem Addressed 3
2.2.2 Methodology 3
2.2.3 Reported Behaviour 3
2.2.4 Observations and Relevance 4
2.3 Modified Feedback Sleeper-Stack (MFSS): Advanced Leakage
Reduction for Portable Devices 4
2.3.1 Problem Addressed 4
2.3.2 Methodology 4
2.3.3 Reported Behaviour 4
2.3.4 Observations and Relevance 4
2.4 Feedback Sleeper-Stack (FS-S): Subthreshold Leakage Power
Reduction 4
2.4.1 Problem Addressed 4
2.4.2 Methodology 5
2.4.3 Reported Behavior 5
2.4.4 Observations and Relevance 5
2.5 Combining MTCMOS and Stack Techniques for Low-Power
VLSI: Case Study of a 4-bit Asynchronous Up-Counter 5
2.5.1 Problem Addressed 5
2.5.2 Methodology 5
2.5.3 Key Findings 6
2.5.4 Observations and Relevance 6
2.6 Low-Power Design Techniques and Implementation Strategies in
VLSI 6
2.6.1 Scope 6
2.6.2 Core Concepts Relevant to This Work 6
2.6.3 Observations and Relevance 6
2.7 Cross-Paper Synthesis 6
2.7.1 Converging Themes 6
2.7.2 Divergences and Gaps 7
2.8 Summary 7
CHAPTER 3: SCOPE AND AIM OF THE PROJECT 8-9
3.1 Introduction 8
3.2 Aim of the Project 8
3.3 Scope of the Project 8
3.3.1 Technical Scope 8
3.3.2 Application Scope 9
3.3.3 Research Scope 9
3.4 Objectives 9
3.5 Conclusion 9
CHAPTER 4: METHODOLOGY 11-15
4.1 Introduction 11
4.2 Design Flow 11
4.3 Block Diagram 12
4.3.1 Working Principle 12
4.3.2 Role in Sequential Circuits 13
4.4 Tools and Technology Used 13
4.5 Methodology for MFSS-Based Design 13
4.6 Conclusion 14
CHAPTER 5: DESIGN AND IMPLEMENTATION 15-18
5.1 Introduction 15
5.2 Conventional D Flip-Flop Design 15
5.3 MFSS-Based D Flip-Flop Design 16
5.5 Conclusion 17
CHAPTER 6: SIMULATION AND ANALYSIS 18-20
6.1 Introduction 18
6.2 Simulation Environment 18
6.3 Functional Simulation 18
6.4 Power Analysis 19
6.5 Delay Analysis 19
6.6 Power-Delay Product (PDP) 19
6.7 Comparison with Existing Conventional D Flip-Flop 20
CHAPTER 7: CONCLUSION AND FUTURE SCOPE 21-22
7.1 Conclusion 21
7.2 Future Scope 21
REFERENCES 23

You might also like