0% found this document useful (0 votes)
2 views3 pages

Microprocessor Exam

This document is an examination paper for the B.Sc. (Hons.) Electronics course at the University of Delhi, focusing on the 8085 microprocessor. It includes various questions related to microprocessor architecture, addressing modes, assembly language programming, interrupt structures, and peripheral interfacing. Students are required to answer a compulsory question and any five additional questions, with a total of 90 marks available.

Uploaded by

Gaurav Singh
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
2 views3 pages

Microprocessor Exam

This document is an examination paper for the B.Sc. (Hons.) Electronics course at the University of Delhi, focusing on the 8085 microprocessor. It includes various questions related to microprocessor architecture, addressing modes, assembly language programming, interrupt structures, and peripheral interfacing. Students are required to answer a compulsory question and any five additional questions, with a total of 90 marks available.

Uploaded by

Gaurav Singh
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

UNIVERSITY OF DELHI

[Link]. (Hons.) Electronics

SEMESTER – IV

MICROPROCESSOR (8085)

Time: 3 Hours Maximum Marks: 90

Instructions: 1. First Question is compulsory. 2. Attempt any FIVE questions. 3. All questions carry equal
marks. 4. Use of scientific calculator is allowed.

Q1. (Compulsory)

(a) Differentiate between Memory Mapped I/O and Peripheral Mapped I/O.

(b) Differentiate between: (i) CALL and RET (ii) PUSH and POP

(c) A microprocessor has 16 address lines and 8 data lines. Determine: (i) Address capability (ii) Word size

(d) Define: (i) Instruction Cycle (ii) Machine Cycle (iii) T-State

(e) Determine the contents of Accumulator and status of CY, Z and S flags after execution:

MVI A, FFH
ADI 01H
HLT

(f) If BC = 2050H and HL = 3070H, find the contents after execution:

PUSH B
PUSH H
POP D
POP B

Q2.

(a) Draw the architecture of 8085 microprocessor and explain the function of each block. (8)

1
(b) Explain multiplexed address/data bus. Draw a suitable demultiplexing circuit using ALE. (6)

(c) Explain the functions of: READY, HOLD, HLDA and RESET IN pins. (4)

Q3.

(a) Explain various addressing modes of 8085 with suitable examples. (8)

(b) Classify the instruction set of 8085 with examples. (6)

(c) Explain the following instructions: STA, LHLD, DAA and JC. (4)

Q4.

(a) Write an assembly language program to add two 16-bit numbers and store the result in memory. (8)

(b) Write an assembly language program to count the number of 1's in a data byte. (6)

(c) Explain machine control instructions of 8085 with examples. (4)

Q5.

(a) Explain the interrupt structure of 8085. Discuss vectored and non-vectored interrupts with priority
sequence. (8)

(b) Differentiate between: (i) Maskable and Non-Maskable Interrupts (ii) Hardware and Software Interrupts
(6)

(c) Explain the execution of RET instruction using stack operation. (4)

Q6.

(a) Write a delay program to generate a delay of 1 ms for a processor operating at 2 MHz. (8)

(b) Draw the timing diagram of instruction: IN 20H Assume instruction starts at memory location 2500H. (6)

(c) Determine machine cycles and T-states for: (i) CALL 2500H (ii) STA 3000H (4)

Q7.

2
(a) Draw the block diagram of 8255 PPI and explain its operating modes. (8)

(b) Write a BSR control word program to set PC3 and reset PC5. (6)

(c) Explain the Traffic Light Controller using 8255 PPI. (4)

Q8.

(a) Draw the block diagram of 8253 timer and explain its operation. (8)

(b) Write a program/subroutine to generate an interrupt after 1 second using 8253 timer. (6)

(c) Explain the various priority modes of 8259 programmable interrupt controller. (4)

OR

(c) Compare the architecture of 8085 and 8086 microprocessors. (4)

==================== END OF PAPER ====================

You might also like