PCB Stackup Design – Complete Learning Guide
A step■by■step practical approach with examples, calculations, and industry best practices.
1. What is PCB Stackup?
PCB stackup defines the vertical arrangement of copper layers, dielectric materials, and reference planes inside a
printed circuit board. A well■designed stackup directly impacts signal integrity, EMI/EMC, power integrity, thermal
performance, and manufacturability.
2. Why Stackup Design Matters
1 • Controls impedance of high■speed signals
2 • Minimizes EMI and crosstalk
3 • Improves power distribution and noise immunity
4 • Affects thermal dissipation and reliability
5 • Reduces board re■spins and cost
3. Step■by■Step Learning Plan
1 Step 1: Understand signal types (DC, low■speed, high■speed, high■current)
2 Step 2: Learn dielectric materials (FR■4, high■Tg, low■loss)
3 Step 3: Study reference planes and return current paths
4 Step 4: Learn impedance control basics
5 Step 5: Practice standard stackups (2, 4, 6, 8 layers)
6 Step 6: Validate with calculations and simulation
4. Common Stackup Configurations
Layers Typical Stackup
2■Layer Top: Signal | Bottom: GND
4■Layer Signal | GND | PWR | Signal
6■Layer Signal | GND | Signal | Signal | PWR | Signal
8■Layer Signal | GND | Signal | PWR | PWR | Signal | GND | Signal
5. Signal, Ground, and Power Layer Combinations
Best practices include placing signal layers adjacent to solid ground planes, keeping power planes close to ground
planes to form high■frequency decoupling capacitance, and avoiding adjacent signal layers without reference
planes.
6. Impedance Calculations (Basics)
Microstrip impedance (approximation):
Z0 ≈ (87 / √εr) × ln(5.98h / (0.8w + t))
Where: εr = dielectric constant, h = dielectric height, w = trace width, t = copper thickness
Stripline impedance (approximation):
Z0 ≈ (60 / √εr) × ln(4h / (0.67π(w + t)))
7. Power Integrity Considerations
1 • Use solid power planes instead of thick traces
2 • Minimize plane splits under high■speed signals
3 • Place decoupling capacitors close to IC power pins
4 • Use thin dielectric between PWR■GND planes
8. EMI / EMC Best Practices
1 • Continuous reference planes
2 • Controlled impedance routing
3 • Short return paths
4 • Stitching vias near layer transitions
9. Manufacturing Considerations
1 • Symmetrical stackups to avoid warpage
2 • Standard core and prepreg thicknesses
3 • Copper balance across layers
10. Tools to Practice and Validate
1 • PCB tools: Altium, Cadence Allegro, KiCad
2 • Impedance calculators (Saturn PCB, Polar)
3 • SI/PI simulation tools
This guide provides a foundation. Mastery comes from reviewing fabrication stackups, talking to PCB
manufacturers, and validating designs with measurements.