Scribd
Upload
3 views2 pages

ARM Microcontroller Notes-1

ARM microcontrollers utilize RISC architecture, featuring components like a CPU core, register bank, ALU, and memory interface, making them ideal for embedded systems and low-power applications. They include various registers for data processing and control, along with multiple pin categories for power, communication, and input/output functions. The instruction set encompasses data processing, memory access, and branching instructions, with various addressing modes for operand access.

Uploaded by

rishikesh.karthikeyan.p
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
3 views2 pages

ARM Microcontroller Notes-1

ARM microcontrollers utilize RISC architecture, featuring components like a CPU core, register bank, ALU, and memory interface, making them ideal for embedded systems and low-power applications. They include various registers for data processing and control, along with multiple pin categories for power, communication, and input/output functions. The instruction set encompasses data processing, memory access, and branching instructions, with various addressing modes for operand access.

Uploaded by

rishikesh.karthikeyan.p
Copyright
© All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

ARM Microcontroller – Architecture, Registers, Pins,

Instruction Set and Addressing Modes

ARM (Advanced RISC Machine) microcontrollers are based on RISC architecture which focuses on
simple, high■speed instructions. ARM processors are widely used in embedded systems, mobile
devices, IoT systems, automotive electronics, and industrial controllers because of their high
performance and low power consumption.

ARM Architecture

ARM processors follow the RISC (Reduced Instruction Set Computer) architecture. The architecture
mainly consists of the following components: • CPU Core – Executes instructions and controls system
operations.
• Register Bank – High number of registers to reduce memory access.
• ALU (Arithmetic Logic Unit) – Performs arithmetic and logical operations.
• Barrel Shifter – Allows shifting operations within the instruction cycle.
• Pipeline – Improves performance by executing multiple instruction stages simultaneously.
• Memory Interface – Connects processor to RAM, ROM and peripherals.

ARM PROCESSOR ARCHITECTURE (Simplified)

+--------------------------+
| ARM CORE |
|--------------------------|
| Register Bank |
| | |
| ALU |
| | |
| Barrel Shifter |
| | |
| Control Unit |
+-------------+------------+
|
Memory Interface
|
+-----------+-----------+
| RAM / ROM / I/O |
+-----------------------+

Registers in ARM

Register Description
R0 – R12 General purpose registers used for data processing
R13 (SP) Stack Pointer
R14 (LR) Link Register used for subroutine return
R15 (PC) Program Counter holds address of next instruction
CPSR Current Program Status Register containing flags
SPSR Saved Program Status Register (used in exception modes)

ARM Microcontroller Pin Concept

ARM microcontrollers (such as ARM Cortex■M series) usually come with many pins depending on the
chip. Common pin categories include: • Power Pins – VCC and GND supply power.
• GPIO Pins – General Purpose Input Output pins used for sensors and devices.
• Clock Pins – Used for crystal oscillator input.
• Reset Pin – Used to restart the microcontroller.
• Communication Pins – Used for UART, SPI, I2C communication.
• Analog Pins – Used for ADC or DAC functions.

ARM MICROCONTROLLER PIN LAYOUT (Conceptual)

+-----------------------------------+
| |
GPIO ---| |--- UART
GPIO ---| |--- SPI
GPIO ---| ARM CONTROLLER |--- I2C
ADC ---| |--- PWM
RESET --| |--- CLOCK
VCC ---| |--- GND
| |
+-----------------------------------+

ARM Instruction Set

ARM uses a simple but powerful instruction set. Data Processing Instructions
ADD, SUB, MOV, CMP, AND, ORR, EOR Memory Access Instructions
LDR (Load Register), STR (Store Register) Branch Instructions
B, BL, BX Multiply Instructions
MUL, MLA Stack Instructions
PUSH, POP

Addressing Modes in ARM

Addressing modes determine how operands are accessed. Immediate Addressing


Operand is constant value.
Example: MOV R0, #5 Register Addressing
Operand stored in register.
Example: ADD R0, R1, R2 Register Indirect Addressing
Register contains memory address.
Example: LDR R0, [R1] Indexed Addressing
Uses base register plus offset.
Example: LDR R0, [R1, #4] Auto Increment/Decrement
Address updated automatically after access.

You might also like